Champion Italian Cup (bootleg V220IT) - Revision history

WikiSysop at 12:06, 21 August 2025

2025-08-21T12:06:19Z

← Older revision		Revision as of 12:06, 21 August 2025
Line 19:		Line 19:
	\|year \|\| '''1998'''		\|year \|\| '''1998'''
	\|-		\|-
	\|manufacturer \|\| '''SGS'''		\|manufacturer \|\| '''SGS Co. Ltd'''
	\|}		\|}
	==Technical references==		==Technical references==

WikiSysop at 12:19, 8 October 2024

2024-10-08T12:19:09Z

← Older revision		Revision as of 12:19, 8 October 2024
Line 13:		Line 13:
	\|+ style="background:silver" \| PCB Infos		\|+ style="background:silver" \| PCB Infos
	\|-		\|-
	\|name \|\| '''~~[http://www.progettoemma.net/index.php?gioco=citalcup citalcup on ProgettoEMMA]<br>~~[http://adb.arcadeitalia.net/?mame=citalcup citalcup on Arcade Database]'''		\|name \|\| '''[http://adb.arcadeitalia.net/?mame=citalcup citalcup on Arcade Database]'''
	\|-		\|-
	\|description \|\| '''Champion Italian Cup (bootleg V220IT)'''		\|description \|\| '''Champion Italian Cup (bootleg V220IT)'''

WikiSysop: /* Files */

2021-12-05T15:20:32Z

Files

← Older revision		Revision as of 15:20, 5 December 2021
Line 102:		Line 102:
	Image:773_PCB_component_side.jpg\|PCB component side		Image:773_PCB_component_side.jpg\|PCB component side
	Image:773_PCB_solder_side.jpg\|PCB solder side		Image:773_PCB_solder_side.jpg\|PCB solder side
			Image:773_attract_mode.jpg\|Attract mode
			Image:773_title.jpg\|Title
	</gallery>		</gallery>

WikiSysop at 15:03, 5 December 2021

2021-12-05T15:03:31Z

← Older revision		Revision as of 15:03, 5 December 2021
Line 17:		Line 17:
	\|description \|\| '''Champion Italian Cup (bootleg V220IT)'''		\|description \|\| '''Champion Italian Cup (bootleg V220IT)'''
	\|-		\|-
	\|year \|\| '''~~199x~~'''		\|year \|\| '''1998'''
	\|-		\|-
	\|manufacturer \|\| '''SGS'''		\|manufacturer \|\| '''SGS'''
Line 31:		Line 31:
	!function		!function
	\|-		\|-
	\|1x \|\| [[Z80\|Z0840006PSC]] \|\| \|\| ~~u32~~ \|\| 8-bit Microprocessor - main		\|1x \|\| [[Z80\|Z0840006PSC]] \|\| 5.994MHz(@6) \|\| U32 \|\| 8-bit Microprocessor - main
	\|-		\|-
	\|1x \|\| [[6295]] \|\| \|\| ~~u14~~ \|\| 4-Channel Mixing ADCPM Voice Synthesis LSI - sound		\|1x \|\| [[6295]] \|\| 990kHz(@5) - 991kHz(@6) PIN 3 HI \|\| U14 \|\| 4-Channel Mixing ADCPM Voice Synthesis LSI - sound
	\|-		\|-
	\|1x \|\| [[LM258\|LM258P]] \|\| \|\| ~~u13~~ \|\| Dual Operational Amplifier - sound		\|1x \|\| [[LM258\|LM258P]] \|\| - \|\| U13 \|\| Dual Operational Amplifier - sound
	\|-		\|-
	\|1x \|\| [[TDA2003]] \|\| \|\| ~~td1~~ \|\| Audio Amplifier - sound		\|1x \|\| [[TDA2003]] \|\| - \|\| TD1 \|\| Audio Amplifier - sound
	\|-		\|-
	\|1x \|\| oscillator \|\| 12000.000 \|\| y2 close to main \|\|		\|1x \|\| oscillator \|\| 12000.000 \|\| Y2 close to main \|\|
	\|-		\|-
	\|1x \|\| blu resonator \|\| 1000J \|\| y1 close to sound \|\|		\|1x \|\| blu resonator \|\| 1000J \|\| Y1 close to sound \|\|
	\|}		\|}

Line 52:		Line 52:
	!status		!status
	\|-		\|-
	\|3x \|\| [[27020\|MX27C2000]] \|\| ~~u15~~,~~u23.u25~~ \|\| dumped		\|3x \|\| [[27020\|MX27C2000]] \|\| U15,U23,U25 \|\| dumped
	\|-		\|-
	\|1x \|\| [[27010\|MX26C1000]] \|\| ~~u35~~ \|\| dumped		\|1x \|\| [[27010\|MX26C1000]] \|\| U35 \|\| dumped
	\|}		\|}

Line 64:		Line 64:
	!position		!position
	\|-		\|-
	\|1x \|\| [[SRAM 8k x 8\|U6264ADC]] \|\| ~~u42~~		\|1x \|\| [[SRAM 8k x 8\|U6264ADC]] \|\| U42
	\|-		\|-
	\|1x \|\| [[SRAM 32k x 8\|IS61C256AH]] \|\| ~~u24~~		\|1x \|\| [[SRAM 32k x 8\|IS61C256AH]] \|\| U24
	\|-		\|-
	\|1x \|\| [[SRAM 32k x 8\|GM76C256CLL]] \|\| ~~u22~~		\|1x \|\| [[SRAM 32k x 8\|GM76C256CLL]] \|\| U22
	\|}		\|}

Line 79:		Line 79:
	!status		!status
	\|-		\|-
	\|1x \|\| [[a40mx\|A40MX04-PL84]]] \|\| ~~u20~~ \|\| not dumped		\|1x \|\| [[a40mx\|A40MX04-PL84]]] \|\| U20 \|\| not dumped
	\|-		\|-
	\|1x \|\| [[22v10\|PALCE22V10H]] \|\| ~~u44~~ \|\| read protected		\|1x \|\| [[22v10\|PALCE22V10H]] \|\| U44 \|\| read protected
	\|}		\|}
	----		----
Line 88:		Line 88:
	1x 28x2 edge connector<br>		1x 28x2 edge connector<br>
	1x trimmer (volume)<br>		1x trimmer (volume)<br>
	5x ~~8x2~~ switches ~~dip~~<br>		5x 8 DIP switches banks (SW1,SW2,SW3,SW4,SW5)<br>
	1x battery ~~<br>~~		1x battery 3.6V (BT1)

	=Notes=		=Notes=
	~~Not working~~		PCB is marked: "LC CHP1x" on component side ("LC" is the Italian for "Lato Componenti" which translates to "Components Side")<br>
			PCB is marked: "LS" on solder side ("LS" is the Italian for "Lato Saldature" which translates to "Solders Side")<br>
			EPROM U35 content @ 0x25e is "COPYRIGHT 1993 BY INTERNATIONAL GAMES SYSTEM CO."
			-----
			update 20211205: full redump, better description, clocks. Year is 1998.

	=Files=		=Files=
Line 100:		Line 104:
	</gallery>		</gallery>

			773
	[[Category:Arcade]]		[[Category:Arcade]]
	[[Category:f205v]]		[[Category:f205v]]
Line 106:		Line 111:
	[[Category:MAME 0.130]]		[[Category:MAME 0.130]]
	[[Category:Mirko Buffoni]]		[[Category:Mirko Buffoni]]
	[[Category:~~199x~~]]		[[Category:1998]]
	[[Category:SGS]]		[[Category:SGS]]

WikiSysop: /* RAMs */

2017-01-25T15:02:01Z

RAMs

← Older revision		Revision as of 15:02, 25 January 2017
Line 68:		Line 68:
	\|1x \|\| [[SRAM 32k x 8\|IS61C256AH]] \|\| u24		\|1x \|\| [[SRAM 32k x 8\|IS61C256AH]] \|\| u24
	\|-		\|-
	\|1x \|\| [[32k x 8\|GM76C256CLL]] \|\| u22		\|1x \|\| [[SRAM 32k x 8\|GM76C256CLL]] \|\| u22
	\|}		\|}

WikiSysop: /* RAMs */

2017-01-25T14:15:22Z

RAMs

← Older revision		Revision as of 14:15, 25 January 2017
Line 66:		Line 66:
	\|1x \|\| [[SRAM 8k x 8\|U6264ADC]] \|\| u42		\|1x \|\| [[SRAM 8k x 8\|U6264ADC]] \|\| u42
	\|-		\|-
	\|1x \|\| [[32k x 8\|IS61C256AH]] \|\| u24		\|1x \|\| [[SRAM 32k x 8\|IS61C256AH]] \|\| u24
	\|-		\|-
	\|1x \|\| [[32k x 8\|GM76C256CLL]] \|\| u22		\|1x \|\| [[32k x 8\|GM76C256CLL]] \|\| u22

WikiSysop at 17:44, 24 January 2016

2016-01-24T17:44:03Z

← Older revision		Revision as of 17:44, 24 January 2016
Line 13:		Line 13:
	\|+ style="background:silver" \| PCB Infos		\|+ style="background:silver" \| PCB Infos
	\|-		\|-
	\|name \|\| '''[http://~~maws~~.~~mameworld~~.~~info~~/~~maws~~/~~set~~/citalcup citalcup]'''		\|name \|\| '''[http://www.progettoemma.net/index.php?gioco=citalcup citalcup on ProgettoEMMA]<br>[http://adb.arcadeitalia.net/?mame=citalcup citalcup on Arcade Database]'''
	\|-		\|-
	\|description \|\| '''Champion Italian Cup (bootleg V220IT)'''		\|description \|\| '''Champion Italian Cup (bootleg V220IT)'''

WikiSysop: /* PLDs */

2016-01-24T17:38:46Z

PLDs

← Older revision		Revision as of 17:38, 24 January 2016
Line 79:		Line 79:
	!status		!status
	\|-		\|-
	\|1x \|\| [[A40MX04]] \|\| u20 \|\| not dumped		\|1x \|\| [[a40mx\|A40MX04-PL84]]] \|\| u20 \|\| not dumped
	\|-		\|-
	\|1x \|\| [[22v10\|PALCE22V10H]] \|\| u44 \|\| read protected		\|1x \|\| [[22v10\|PALCE22V10H]] \|\| u44 \|\| read protected

WikiSysop: /* RAMs */

2014-09-21T21:06:29Z

RAMs

← Older revision		Revision as of 21:06, 21 September 2014
Line 64:		Line 64:
	!position		!position
	\|-		\|-
	\|1x \|\| [[8k x 8\|U6264ADC]] \|\| u42		\|1x \|\| [[SRAM 8k x 8\|U6264ADC]] \|\| u42
	\|-		\|-
	\|1x \|\| [[32k x 8\|IS61C256AH]] \|\| u24		\|1x \|\| [[32k x 8\|IS61C256AH]] \|\| u24

WikiSysop at 20:59, 21 September 2014

2014-09-21T20:59:06Z

← Older revision		Revision as of 20:59, 21 September 2014
Line 1:		Line 1:
	{\| ~~align~~="right" border="1" cellpadding="3" cellspacing="0"		{\| style="float: right;" border="1" cellpadding="3" cellspacing="0"
	\|+ style="background:silver" \| EMU Infos		\|+ style="background:silver" \| EMU Infos
	\|-		\|-
Line 10:		Line 10:
	\|dev \|\| f205v, Mirko Buffoni		\|dev \|\| f205v, Mirko Buffoni
	\|}		\|}
	{\| ~~align~~="right" border="1" cellpadding="3" cellspacing="0"		{\| style="float: right;" border="1" cellpadding="3" cellspacing="0"
	\|+ style="background:silver" \| PCB Infos		\|+ style="background:silver" \| PCB Infos
	\|-		\|-