SRAM 256 x 4: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
mNo edit summary
Line 4: Line 4:
1kb, 128B, 100hex4 bit
1kb, 128B, 100hex4 bit
<pre>
<pre>
2101A
93422
93422
93l422DMQC
93l422DMQC

Revision as of 13:54, 9 March 2014

SRAM 256 x 4 (DIP22, 400mil)
SRAM 256 x 4 (DIP18, 300mil)

1kb, 128B, 100hex4 bit

2101A
93422
93l422DMQC
AM9111
F93422PC
MWS5101
TMS4042
DIP22
    +--\/--+
A3  |1   22| Vcc
A2  |2   21| A4
A1  |3   20| *WE
A0  |4   19| *CS0
A5  |5   18| *OE
A6  |6   17| CS1
A7  |7   16| O3
GND |8   15| D3
D0  |9   14| O2
O0  |10  13| D2
D1  |11  12| O1
    +------+

DIP18
    +--\/--+
A3  |1   18| Vcc
A2  |2   17| A4
A1  |3   16| *WE
A0  |4   15| *CE1
A5  |5   14| O4
A6  |6   13| O3
A7  |7   12| 02
GND |8   11| O1
D0  |9   10| *CE2
    +------+


File:Dip22-400mil.jpg File:Dip18-300mil.jpg

Files