SRAM 2k x 8: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
mNo edit summary
Line 4: Line 4:
<pre>
<pre>
6116
6116
CXK5813D
CXK5813
CXK5816PN
CXK5816
D4016CX
D4016
D446C
D446C
GM76C28
GM76C28
HM6116K
HM6116
HM6116LP
HM6116P
KM6816
KM6816
LC3517BS
LC3517
M58725P
M58725
M5M5117P
M5M5117
MCM2018AN
MCM2018
T6116S45L
T6116S45
TMM2015
TMM2015
TMM2015BP
TMM2016
TMM2016BP
TMM2018
</pre>
</pre>
<pre>
<pre>

Revision as of 19:06, 16 October 2010

SRAM 2k x 8 (DIP24, 300mil)

16Kb, 2KB, 800hex8 bit

6116
CXK5813
CXK5816
D4016
D446C
GM76C28
HM6116
KM6816
LC3517
M58725
M5M5117
MCM2018
T6116S45
TMM2015
TMM2016
TMM2018
(16k) 2k x 8 SRAM

    +--\/--+
A7  |1   24| Vcc
A6  |2   23| A8
A5  |3   22| A9
A4  |4   21| WE/
A3  |5   20| OE/
A2  |6   19| A10
A1  |7   18| CS/
A0  |8   17| IO8
IO1 |9   16| IO7
IO2 |10  15| IO6
IO3 |11  14| IO5
GND |12  13| IO4
    +------+

File:Dip24-300mil.jpg