SRAM 256 x 4: Difference between revisions
From Citylan
Jump to navigationJump to search
mNo edit summary |
mNo edit summary |
||
Line 5: | Line 5: | ||
93l422DMQC | 93l422DMQC | ||
F93422PC | F93422PC | ||
MWS5101 | |||
</pre> | </pre> | ||
<pre> | <pre> |
Revision as of 21:33, 15 February 2010
SRAM 256 x 4 (DIP22, 400mil)
1kb, 128B, 100hex4 bit
93l422DMQC F93422PC MWS5101
+--\/--+ A3 |1 22| Vcc A2 |2 21| A4 A1 |3 20| WE/ A0 |4 19| CS0/ A5 |5 18| OE/ A6 |6 17| CS1 A7 |7 16| 03 GND |8 15| D3 D0 |9 14| O2 O0 |10 13| D2 D1 |11 12| O1 +------+