63701: Difference between revisions
From Citylan
Jump to navigationJump to search
m (WikiSysop moved page HD637x01Y0 to 63701 without leaving a redirect) |
m (→Family table) |
||
| Line 3: | Line 3: | ||
=Family table= | =Family table= | ||
{| border="1" cellpadding="4" cellspacing="0" | {| border="1" cellpadding="4" cellspacing="0" | ||
! | !Model | ||
!ROM size | |||
!RAM size | |||
!Clock Freq. (MHz) | !Clock Freq. (MHz) | ||
|- | |- | ||
|''' | |'''HD63701''' || 16 KB || 256 B || 0.1 to 1.0 MHz | ||
|- | |- | ||
|''' | |'''HD637A01''' || 16 KB || 256 B || 0.1 to 1.5 MHz | ||
|- | |- | ||
|''' | |'''HD637B01''' || 16 KB || 256 B || 0.1 to 2.0 MHz | ||
|} | |} | ||
Revision as of 14:50, 7 December 2020
8-bit Single-Chip Microcomputer
Family table
| Model | ROM size | RAM size | Clock Freq. (MHz) |
|---|---|---|---|
| HD63701 | 16 KB | 256 B | 0.1 to 1.0 MHz |
| HD637A01 | 16 KB | 256 B | 0.1 to 1.5 MHz |
| HD637B01 | 16 KB | 256 B | 0.1 to 2.0 MHz |
Pinout
SDIP64-750mil
+---\/---+
Vss | 1 64| E
XTAL | 2 63| *RD/P70
EXTAL | 3 62| *WR/P71
MP0 | 4 61| R/*W/P72
MP1 | 5 60| *LIR/P73
*RES/Vpp | 6 59| BA/P74
*STBY | 7 58| D0/P30/EO0
*NMI/EA9 | 8 57| D1/P31/EO1
P20/Tin | 9 56| D2/P32/EO2
P21/TouT1 |10 55| D3/P33/EO3
P22/SCLK |11 54| D4/P34/EO4
P23/Rx |12 53| D5/P35/EO5
P24/Tx |13 52| D6/P36/EO6
P25/Tout2 |14 51| D7/P37/EO7
P26/Tout3 |15 50| A0/P10/EA0
P27/TCLK |16 49| A1/P11/EA1
P50/*IRQ1 |17 48| A2/P12/EA2
P51/*IRQ2 |18 47| A3/P13/EA3
P52/MR |19 46| A4/P14/EA4
P53/*HALT |20 45| A5/P15/EA5
P54/*IS |21 44| A6/P16/EA6
P55/*OS |22 43| A7/P17/EA7
P56 |23 42| Vss
P57 |24 41| A8/P40/EA8
P60 |25 40| A9/P41/*OE
P61 |26 39| A10/P42/EA10
P62 |27 38| A11/P43/EA11
P63 |28 37| A12/P44/EA12
P64 |29 36| A13/P45/EA13
P65 |30 35| A14/P46/EA14
P66 |31 34| A15/P47/*CE
P67 |32 33| Vcc
+--------+
Frequency
SDIP64
Set reader to FREQ, put black probe to GND, red probe to 2,3,11,16,64 to measure CPU clock
External links
Files
-
HD637x01Y0C Datasheet
