ProASICPlus: Difference between revisions
From Citylan
Jump to navigationJump to search
m (→Files) |
mNo edit summary |
||
| Line 32: | Line 32: | ||
+-----------------------------------------------------------+ | +-----------------------------------------------------------+ | ||
</pre> | </pre> | ||
=Frequency= | =Frequency= | ||
| Line 46: | Line 45: | ||
[[Category:PLD]] | [[Category:PLD]] | ||
[[Category: | [[Category:TQFP100-(25x25)]] | ||
Revision as of 20:28, 7 September 2019
ProASIC PLUS Flash Family FPGAs
Pinout
TQFP100 +-----------------------------------------------------------+ | 1 GND | 26 Vddp | 51 GND | 76 Vddp | | 2 I/O | 27 I/O | 52 Vpp | 77 I/O | | 3 I/O | 28 I/O | 53 Vpn | 78 I/O | | 4 I/O | 29 I/O | 54 TDO | 79 I/O | | 5 I/O | 30 I/O | 55 TRST | 80 I/O | | 6 I/O | 31 I/O | 56 RCK | 81 I/O | | 7 I/O | 32 I/O | 57 I/O | 82 I/O | | 8 I/O | 33 I/O | 58 I/O | 83 I/O | | 9 GND | 34 I/O | 59 I/O | 84 I/O | | 10 I/O GLMX/1 | 35 I/O | 60 I/O GL3 | 85 I/O | | 11 I/O GL/1 | 36 I/O | 61 PPECL2 Input | 86 GND | | 12 AGND | 37 Vdd | 62 AVdd | 87 Vddp | | 13 NPECL1 | 38 GND | 63 NPECL2 | 88 GND | | 14 AVdd | 39 Vddp | 64 AGND | 89 Vdd | | 15 PPECL1 Input | 40 GND | 65 I/O GL4 | 90 I/O | | 16 I/O GL2 | 41 I/O | 66 I/O GLMX2 | 91 I/O | | 17 Vdd | 42 I/O | 67 GND | 92 I/O | | 18 I/O | 43 I/O | 68 Vdd | 93 I/O | | 19 I/O | 44 I/O | 69 I/O | 94 I/O | | 20 I/O | 45 I/O | 70 I/O | 95 I/O | | 21 I/O | 46 I/O | 71 I/O | 96 I/O | | 22 I/O | 47 TCK | 72 I/O | 97 I/O | | 23 I/O | 48 TDI | 73 I/O | 98 I/O | | 24 I/O | 49 TMS | 74 I/O | 99 I/O | | 25 GND | 50 Vddp | 75 GND |100 Vddp | +-----------------------------------------------------------+
Frequency
TQFP100 Set reader to FREQ, put black probe to GND, red probe to 47 to measure CPU clock
External links
Files
-
ProASICPlus Datasheet
