16C62x: Difference between revisions

From Citylan
Jump to navigationJump to search
Line 24: Line 24:


[[Category:CPU]]
[[Category:CPU]]
[[Category:DIP18]]
[[Category:DIP18-300mil]]

Revision as of 14:25, 20 August 2017

8-bit Microcontroller

Pinout

DIP18
              +---\/---+
 RA2/AN2/Vref | 1    18| RA1/AN1
      RA3/AN3 | 2    17| RA0/AN0
    RA4/T0CKI | 3    16| OSC1/CLKIN
    *MCLR/Vpp | 4    15| OSC2/CLKOUT
          Vss | 5    14| Vdd
      RB0/INT | 6    13| RB7
          RB1 | 7    12| RB6
          RB2 | 8    11| RB5
          RB3 | 9    10| RB4
              +--------+

File:Dip18-300mil.jpg

Files