SRAM 4k x 1: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
mNo edit summary
Line 8: Line 8:
!MARKINGS
!MARKINGS
|-
|-
|Fujitsu || MBM || 2147 || 18 || TS || MBM2147H
|Fujitsu || MBM || 2147 || DIP18 || TS || MBM2147H
|-
|-
|Harris || HM || 6147 || 18 || TS || HM6147H HM6147HP
|Harris || HM || 6147 || DIP18 || TS || HM6147H HM6147HP
|-
|-
|Intel || D/P || 2141 || 18 || TS || D2141 D2141L
|Intel || D/P || 2141 || DIP18 || TS || D2141 D2141L
|-
|-
|Intel || D/P || 2147 || 18 || TS || D2147 D2147A D2147AL D2147H
|Intel || D/P || 2147 || DIP18 || TS || D2147 D2147A D2147AL D2147H
|-
|-
|Intersil || IM || 7141 || 18 || . || IM7141
|Intersil || IM || 7141 || DIP18 || . || IM7141
|-
|Pyramid Semiconductor || P4C || 147 || DIP18 LCC18 || TS || P4C147
|}
|}


'''Static Random-Access Memory 4K x 1 (DIP18, 300mil)'''
'''Static Random-Access Memory 4K x 1 (DIP18, 300mil)(LCC18)'''


=Size=
=Size=
Line 46: Line 48:
  GND |9  10| *CS
  GND |9  10| *CS
     +------+
     +------+
LCC18
+-----------------------------------------+
|  3 A2    |  8 *WE  | 12 A6  | 17 *CAS  |
|  4 A3    |  9 GND  | 13 A7  | 18 Vss  |
|  5 A4    | 10 *CE  | 14 A8  |  1 A0    |
|  6 A5    | 11 Din  | 15 A9  |  2 A1    |
|  7 Dout  |        | 16 A10  |          |
+-----------------------------------------+
</pre>
</pre>


Line 57: Line 69:
File:im7141.pdf|IM7141 Datasheet
File:im7141.pdf|IM7141 Datasheet
File:Mbm2147.pdf|MBM2147 Datasheet
File:Mbm2147.pdf|MBM2147 Datasheet
File:p4c147.pdf|P4C147 Datasheet
</gallery>
</gallery>


[[Category:RAM]]
[[Category:RAM]]
[[Category:DIP18]]
[[Category:DIP18]]
[[Category:LCC18]]

Revision as of 12:58, 20 January 2017

Cross-Reference
BRAND TAG NUMBER PIN COUNT OUTPUT MARKINGS
Fujitsu MBM 2147 DIP18 TS MBM2147H
Harris HM 6147 DIP18 TS HM6147H HM6147HP
Intel D/P 2141 DIP18 TS D2141 D2141L
Intel D/P 2147 DIP18 TS D2147 D2147A D2147AL D2147H
Intersil IM 7141 DIP18 . IM7141
Pyramid Semiconductor P4C 147 DIP18 LCC18 TS P4C147

Static Random-Access Memory 4K x 1 (DIP18, 300mil)(LCC18)

Size

bit Byte (padded 0000000x) Byte (unpadded) Hex
4Kb 4KB 512B 1000hex

Pinout

DIP18
     +--\/--+
  A0 |1   18| Vcc
  A1 |2   17| A6
  A2 |3   16| A7
  A3 |4   15| A8
  A4 |5   14| A9
  A5 |6   13| A10
Dout |7   12| A11
 *WE |8   11| Din
 GND |9   10| *CS
     +------+

LCC18
+-----------------------------------------+
|  3 A2    |  8 *WE  | 12 A6   | 17 *CAS  |
|  4 A3    |  9 GND  | 13 A7   | 18 Vss   |
|  5 A4    | 10 *CE  | 14 A8   |  1 A0    |
|  6 A5    | 11 Din  | 15 A9   |  2 A1    |
|  7 Dout  |         | 16 A10  |          |
+-----------------------------------------+

External links

SRAM page on wikipedia

Files