SRAM 4k x 1: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
mNo edit summary
Line 8: Line 8:
!MARKINGS
!MARKINGS
|-
|-
|Fujitsu || MBM || 2147 || || || MBM2147
|Fujitsu || MBM || 2147 || 18 || TS || MBM2147H
|-
|-
|Harris || HM || 6147 || || || HM6147
|Harris || HM || 6147 || 18 || TS || HM6147H HM6147HP
|-
|-
|Intel || D/P || 2141 || 18 || TS || D2141 D2141L
|Intel || D/P || 2141 || 18 || TS || D2141 D2141L
Line 16: Line 16:
|Intel || D/P || 2147 || 18 || TS || D2147 D2147A D2147AL D2147H
|Intel || D/P || 2147 || 18 || TS || D2147 D2147A D2147AL D2147H
|-
|-
|Intersil || IM || 7141 || || || IM7141
|Intersil || IM || 7141 || 18 || . || IM7141
|}
|}



Revision as of 21:49, 16 January 2017

Cross-Reference
BRAND TAG NUMBER PIN COUNT OUTPUT MARKINGS
Fujitsu MBM 2147 18 TS MBM2147H
Harris HM 6147 18 TS HM6147H HM6147HP
Intel D/P 2141 18 TS D2141 D2141L
Intel D/P 2147 18 TS D2147 D2147A D2147AL D2147H
Intersil IM 7141 18 . IM7141

Static Random-Access Memory 4K x 1 (DIP18, 300mil)

Size

bit Byte (padded 0000000x) Byte (unpadded) Hex
4Kb 4KB 512B 1000hex

Pinout

DIP18
     +--\/--+
  A0 |1   18| Vcc
  A1 |2   17| A6
  A2 |3   16| A7
  A3 |4   15| A8
  A4 |5   14| A9
  A5 |6   13| A10
Dout |7   12| A11
 *WE |8   11| Din
 GND |9   10| *CS
     +------+

External links

SRAM page on wikipedia

Files