SRAM 4k x 4: Difference between revisions
From Citylan
Jump to navigationJump to search
(New page: SRAM 4K x 4 (DIP20, 300mil) 16Kb, 2KB, 1000hex4 bit pinout <pre> +--\/--+ A4 |1 20| Vcc A5 |2 19| A3 A6 |3 18| A2 A7 |4 17| A1 A8 |5 16| A0 A9 |6 15| IO0 A10 |7 1...) |
m (1 revision) |
(No difference)
| |
Revision as of 20:20, 27 July 2009
SRAM 4K x 4 (DIP20, 300mil)
16Kb, 2KB, 1000hex4 bit
pinout
+--\/--+
A4 |1 20| Vcc
A5 |2 19| A3
A6 |3 18| A2
A7 |4 17| A1
A8 |5 16| A0
A9 |6 15| IO0
A10 |7 14| IO1
A11 |8 13| IO2
CE/ |9 12| IO3
GND |10 11| WE/
+------+
