World Rally 2: Twin Racing (MASK ROM version): Difference between revisions
m (→Notes) |
mNo edit summary |
||
Line 116: | Line 116: | ||
----- | ----- | ||
update 20180501 from Corrado Tomaselli:<br> | update 20180501 from Corrado Tomaselli:<br> | ||
I just verified that the clock for the Dallas MCU on World Rally 2 is 13mhz ( 26 / 2). | I just verified that the clock for the Dallas MCU on World Rally 2 is 13mhz ( 26 / 2).<br> | ||
It was verified on a 2nd PCB, which has the standard GAE1-506. | |||
=Files= | =Files= | ||
<gallery widths="150px"> | <gallery widths="150px"> | ||
Image:761_PCB_component_side.jpg|PCB component side 1 | Image:761_PCB_component_side.jpg|1st PCB component side 1 | ||
Image:761_PCB_component_side2.jpg|PCB component side 2 | Image:761_PCB_component_side2.jpg|1st PCB component side 2 | ||
Image:761_PCB_solder_side.jpg|PCB solder side | Image:761_PCB_solder_side.jpg|1st PCB solder side | ||
Image:761_2nd_PCB_component_side.jpg|2nd PCB component side 1 | |||
File:761_readme.txt|Read me | File:761_readme.txt|Read me | ||
</gallery> | </gallery> |
Revision as of 10:43, 5 May 2018
dumper | f205v, Corrado Tomaselli |
dump date | 17/01/2009 |
emulator | MAME 0.197 |
dev | Brian Troha |
name | wrally2 on ProgettoEMMA wrally2 on Arcade Database |
description | World Rally 2: Twin Racing (MASK ROM version) |
year | 1995 |
manufacturer | Gaelco |
Technical references
CPUs
QTY | Type | clock | position | function |
---|---|---|---|---|
1x | MC68000P12 | u48 | 16/32-bit Microprocessor - main | |
1x | custom GAE1-449 | u57 | main | |
1x | DS5002FP | 13mhz ( 26 / 2) | u47 | Secure Microprocessor Chip |
1x | oscillator | 26.000MHz | xtal1 | |
1x | oscillator | 34.000MHz | xtal2 |
ROMs
QTY | Type | position | status |
---|---|---|---|
2x | NM27C040Q | 62,63 | dumped |
1x | MASKROM 1Mx8 | 68 | dumped DIP32x600mil 8Mbit MASK read as 27C801 (Graphics) |
1x | MASKROM 1Mx16 | 70 | dumped DIP42x600mil 16Mbit MASK read as 27C160 [in byte mode] (Graphics) |
1x | MASKROM 1Mx32 | 69 | dumped DIP42x600mil 32Mbit MASK read as 27C332 (Graphics & Sound) |
RAMs
QTY | Type | position |
---|---|---|
4x | KM428C256J | 53,54,55,56 |
2x | HM3-65764E | 32,33 |
2x | CY7C199-20 | 75,76 |
2x | HM3-65756H | 49,50 |
1x | MB84256A | 34 |
PLDs
QTY | Type | position | status |
---|---|---|---|
1x | TI F20L8-25CNT | 39 | read protected |
1x | TI F16R8-15CN | 27 | read protected |
1x | TI F16L8-25CN | 30 | read protected |
Others
1x JAMMA edge connector
1x 6 legs connector (conn1)
1x 15 legs connector (conn2)
1x 4 legs connector (conn4)
2x trimmer (volume)(p1,p2)
1x battery 3V
Notes
This is the same PCB revision (950510-1) as already documented in MAME source gaelco2.c, but with a number of differences:
1) Gaelco custom chip is 449 instead of 506
2) total EPROMs size is less than in revision 950510 (more specifically it looks like the content of 09,10,16,17 is missing)
The PCB is totally dead, therefore I can not make any screen comparison.
update 20180130:
Comment from Haze: "it's very obviously missing 2MB total rom data, so something isn't dumped at the right size. (there are no empty positions, so it's clearly a 'wrong size' error)"
Comment from Brian Troha: "So if it’s missing 2MB of data, one of the mask roms IC70 or IC69 is dumped at half size."
Comment form me: "Unfortunately this PCB was bartered for something else a long time ago, it's no more available."
update 20180415 from Brian Troha:
correctly identified MASKROMs size and type.
update 20180501 from Corrado Tomaselli:
I just verified that the clock for the Dallas MCU on World Rally 2 is 13mhz ( 26 / 2).
It was verified on a 2nd PCB, which has the standard GAE1-506.
Files
-
1st PCB component side 1
-
1st PCB component side 2
-
1st PCB solder side
-
2nd PCB component side 1
-
Read me
761