Dsp320: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
 
Line 39: Line 39:
</gallery>
</gallery>


[[Category:CPU]]
[[Category:Sound Chips]]
[[Category:DIP40-600mil]]
[[Category:DIP40-600mil]]

Latest revision as of 21:36, 24 March 2019

Digital Signal Processor

Pinout

DIP40
         +---\/---+
  A1/PA1 | 1    40| A2/PA2
  A0/PA0 | 2    39| A3
  MC/*MC | 3    38| A4
     *RS | 4    37| A5
    *INT | 5    36| A6
  CLKOUT | 6    35| A7
      X1 | 7    34| A8
X2/CLKIN | 8    33| *MEM
    *BIO | 9    32| *DEN
     Vss |10    31| *WE
      D9 |11    30| Vcc
      D9 |12    29| A9
     D10 |13    28| A10
     D11 |14    27| A11
     D12 |15    26| D0
     D13 |16    25| D1
     D14 |17    24| D2
     D15 |18    23| D3
      D7 |19    22| D4
      D8 |20    21| D5
         +--------+

Frequency

DIP40
Set reader to FREQ, put black probe to GND, red probe to 7 AND 8 to measure CPU clock
Pin 6 should be 1/4 of pin 7

External links

Files