DRAM 64k x 4: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
mNo edit summary
Line 3: Line 3:
256Kb, 32KB, 10000hex4 bit
256Kb, 32KB, 10000hex4 bit


<pre>
41464
CY7C195
KM41C464
</pre>
pinout
pinout
<pre>
<pre>

Revision as of 12:22, 18 May 2013

SRAM 64K x 4 (DIP28, 300mil)

256Kb, 32KB, 10000hex4 bit

41464
CY7C195
KM41C464

pinout

    +--\/--+
A6  |1   28| Vcc
A7  |2   27| A5
A8  |3   26| A4
A9  |4   25| A3
A10 |5   24| A2
A11 |6   23| A1
A12 |7   22| A0
A13 |8   21| I3
A14 |9   20| I2
A15 |10  19| 03
I0  |11  18| 02
I1  |12  17| 01
CE/ |13  16| O0
GND |14  15| WE/
    +------+

File:Dip28-300mil.jpg