SRAM 1k x 8: Difference between revisions
From Citylan
Jump to navigationJump to search
m (→External links) |
mNo edit summary |
||
| Line 11: | Line 11: | ||
|- | |- | ||
|Intel || D/P || 2308 || 24 || TS || D2308 | |Intel || D/P || 2308 || 24 || TS || D2308 | ||
|- | |||
|Intel || D/P || 8185 || 18 || . || D8185 | |||
|- | |- | ||
|Mostek || MK || 4118 || 24 || . || MK4118N MK4118J MK4118P | |Mostek || MK || 4118 || 24 || . || MK4118N MK4118J MK4118P | ||
|} | |} | ||
'''Static Random-Access Memory 1K x 8 (DIP24, 600mil)(DIP48, 600mil)''' | '''Static Random-Access Memory 1K x 8 (DIP18, 300mil)(DIP24, 600mil)(DIP48, 600mil)''' | ||
=Size= | =Size= | ||
| Line 71: | Line 73: | ||
I/O2 |11 14| I/O4 | I/O2 |11 14| I/O4 | ||
GND |12 13| I/O3 | GND |12 13| I/O3 | ||
+--------+ | |||
DIP18 | |||
+---\/---+ | |||
A0 | 1 18| Vcc | |||
A1 | 2 17| RD | |||
A2 | 3 16| WR | |||
A3 | 4 15| ALE | |||
A4 | 5 14| CS | |||
A5 | 6 13| CE1 | |||
A6 | 7 12| CE2 | |||
A7 | 8 11| A9 | |||
Vss | 9 10| A8 | |||
+--------+ | +--------+ | ||
</pre> | </pre> | ||
| Line 85: | Line 100: | ||
[[Category:RAM]] | [[Category:RAM]] | ||
[[Category:DIP18]] | |||
[[Category:DIP24]] | [[Category:DIP24]] | ||
[[Category:DIP48]] | [[Category:DIP48]] | ||
Revision as of 12:48, 17 January 2017
| BRAND | TAG | NUMBER | PIN COUNT | OUTPUT | MARKINGS |
|---|---|---|---|---|---|
| Cypress | CY7 | C130 C140 | 48 | . | CY7C130 CY7C130A CY7C140 |
| Intel | D/P | 2308 | 24 | TS | D2308 |
| Intel | D/P | 8185 | 18 | . | D8185 |
| Mostek | MK | 4118 | 24 | . | MK4118N MK4118J MK4118P |
Static Random-Access Memory 1K x 8 (DIP18, 300mil)(DIP24, 600mil)(DIP48, 600mil)
Size
| bit | Byte | Hex |
|---|---|---|
| 8Kb | 1KB | 2000hex |
Pinout
DIP48
+---\/---+
*CEl | 1 48| Vcc
R/*Wl | 2 47| *CEr
*BUSYl | 3 46| R/*Wr
*INTl | 4 45| *BUSYr
*OEl | 5 44| *INTr
A0l | 6 43| *OEr
A1l | 7 42| A0r
A2l | 8 41| A1r
A3l | 9 40| A2r
A4l |10 39| A3r
A5l |11 38| A4r
A6l |12 37| A5r
A7l |13 36| A6r
A8l |14 35| A7r
A9l |15 34| A8r
I/O0l |16 33| A9r
I/O1l |17 32| I/O7r
I/O2l |18 31| I/O6r
I/O3l |19 30| I/O5r
I/O4l |20 29| I/O4r
I/O5l |21 28| I/O3r
I/O6l |22 27| I/O2r
I/O7l |23 26| I/O1r
GND |24 25| I/O0r
+--------+
DIP24
+---\/---+
A7 | 1 24| Vcc
A6 | 2 23| A8
A5 | 3 22| A9
A4 | 4 21| *WE
A3 | 5 20| *OE
A2 | 6 19| *L
A1 | 7 18| *CE
A0 | 8 17| I/O7
I/O0 | 9 16| I/O6
I/O1 |10 15| I/O5
I/O2 |11 14| I/O4
GND |12 13| I/O3
+--------+
DIP18
+---\/---+
A0 | 1 18| Vcc
A1 | 2 17| RD
A2 | 3 16| WR
A3 | 4 15| ALE
A4 | 5 14| CS
A5 | 6 13| CE1
A6 | 7 12| CE2
A7 | 8 11| A9
Vss | 9 10| A8
+--------+
External links
Files
-
CY7C130 Datasheet
-
D2308 Datasheet
-
MK4118 Datasheet
