SRAM 2k x 8: Difference between revisions
From Citylan
Jump to navigationJump to search
mNo edit summary |
mNo edit summary |
||
| Line 41: | Line 41: | ||
[[Category:RAM]] | [[Category:RAM]] | ||
[[Category:DIP24]] | |||
Revision as of 12:54, 7 October 2009
SRAM 2k x 8 (DIP24, 300mil)
16Kb, 2KB, 800hex8 bit
6116 CXK5816PN D4016CX D446C GM76C28 HM6116K HM6116LP HM6116P LC3517BS M58725P M5M5117P MCM2018AN T6116S45L TMM2015 TMM2015BP TMM2016BP
(16k) 2k x 8 SRAM
+--\/--+
A7 |1 24| Vcc
A6 |2 23| A8
A5 |3 22| A9
A4 |4 21| WE/
A3 |5 20| OE/
A2 |6 19| A10
A1 |7 18| CS/
A0 |8 17| IO8
IO1 |9 16| IO7
IO2 |10 15| IO6
IO3 |11 14| IO5
GND |12 13| IO4
+------+
