SRAM 256k x 4: Difference between revisions

From Citylan
Jump to navigationJump to search
mNo edit summary
mNo edit summary
 
(7 intermediate revisions by the same user not shown)
Line 1: Line 1:
SRAM 256K x 4 (DIP32, 600mil)
{| style="float: right;" border="1" cellpadding="4" cellspacing="0" class="sortable"
|+ style="background:silver" | Cross-Reference
!BRAND
!TAG
!NUMBER
!PIN COUNT
!OUTPUT
!MARKINGS
|-
|Pyramid Semiconductor || P4C || 1026 || DIP28-400mil SOJ28-300mil SOJ28-400mil LCC32 || TS || P4C1026 P4C1026L
|}


1Mb, 128KB, 40000hex4 bit
'''Static Random-Access Memory 256K x 4'''


pinout
=Size=
{| border="1" cellpadding="4" cellspacing="0"
|-align="left"
!bit
!Byte (padded 0000xxxx)
!Byte (unpadded)
!Hex
|-
|1Mb || 256KB || 128KB || 100000hex
|}
 
=Pinout=
<pre>
<pre>
    +--\/--+
SOJ28
N.C.|1   32| Vcc
        +---\/---+
A16 |2   31| A15
      A0 | 1   28| Vcc
A17 |3   30| A3
      A1 | 2   27| A17
A0  |4   29| A4
      A2 | 3   26| A16
A1  |5   28| A5
      A3 | 4   25| A15
A2  |6   27| A6
      A4 | 5   24| A14
A10 |7  26| A7
      A5 | 6   23| A13
A11 |8   25| A8
      A6 | 7    22| A12
A12 |9   24| N.C.
      A7 | 8    21| A11
A13 |10 23| I0
      A8 | 9    20| NC
A14 |11 22| I1
      A9 |10    19| I/O3
A9 |12 21| 00
    A10 |11    18| I/O2
I3  |13 20| O1
    *CE |12    17| I/O1
I2 |14 19| O2
    *OE |13    16| I/O0
CE/ |15 18| O3
    GND |14    15| *WE
GND |16 17| WE/
        +--------+
    +------+</pre>
 
LCC32
+-----------------------------------------+
|  5 A10  |          | 21 I/O3  |        |
|  6 A11 | 14 NC    | 22 NC    | 30 A5   |
|  7 A12 | 15 *OE  | 23 NC    | 31 A6   |
|  8 A13 | 16 GND  | 24 NC    | 32 Vcc |
|  9 A14 | 17 *WE  | 25 A0    |  1 NC  |
| 10 A15  | 18 I/00 | 26 A1    | 2 A7  |
| 11 A16 | 19 I/O1  | 27 A2    | 3 A8  |
| 12 A17  | 20 I/O2  | 28 A3    |  4 A9  |
| 13 *CE |         | 29 A4    |        |
+-----------------------------------------+
</pre>
 
=External links=
[https://en.wikipedia.org/wiki/Static_random-access_memory SRAM page on wikipedia]


[[Image:dip32-600mil.jpg]]
=Files=
<gallery widths="150px">
File:p4c1026.pdf|p4c1026 Datasheet
</gallery>


[[Category:RAM]]
[[Category:RAM]]
[[Category:DIP32]]
[[Category:DIP28-400mil]]
[[Category:SOJ28-300mil]]
[[Category:SOJ28-400mil]]
[[Category:LCC32-450x550mil]]

Latest revision as of 11:12, 18 December 2017

Cross-Reference
BRAND TAG NUMBER PIN COUNT OUTPUT MARKINGS
Pyramid Semiconductor P4C 1026 DIP28-400mil SOJ28-300mil SOJ28-400mil LCC32 TS P4C1026 P4C1026L

Static Random-Access Memory 256K x 4

Size

bit Byte (padded 0000xxxx) Byte (unpadded) Hex
1Mb 256KB 128KB 100000hex

Pinout

SOJ28
         +---\/---+
      A0 | 1    28| Vcc
      A1 | 2    27| A17
      A2 | 3    26| A16
      A3 | 4    25| A15
      A4 | 5    24| A14
      A5 | 6    23| A13
      A6 | 7    22| A12
      A7 | 8    21| A11
      A8 | 9    20| NC
      A9 |10    19| I/O3
     A10 |11    18| I/O2
     *CE |12    17| I/O1
     *OE |13    16| I/O0
     GND |14    15| *WE
         +--------+

LCC32
+-----------------------------------------+
|  5 A10  |          | 21 I/O3  |         |
|  6 A11  | 14 NC    | 22 NC    | 30 A5   |
|  7 A12  | 15 *OE   | 23 NC    | 31 A6   |
|  8 A13  | 16 GND   | 24 NC    | 32 Vcc  |
|  9 A14  | 17 *WE   | 25 A0    |  1 NC   |
| 10 A15  | 18 I/00  | 26 A1    |  2 A7   |
| 11 A16  | 19 I/O1  | 27 A2    |  3 A8   |
| 12 A17  | 20 I/O2  | 28 A3    |  4 A9   |
| 13 *CE  |          | 29 A4    |         |
+-----------------------------------------+

External links

SRAM page on wikipedia

Files

  • p4c1026 Datasheet

    p4c1026 Datasheet

Retrieved from "http://citylan.it/index.php?title=SRAM_256k_x_4&oldid=17684"