8224: Difference between revisions
From Citylan
Jump to navigationJump to search
m (→Files) |
m (→Pinout) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 5: | Line 5: | ||
DIP16 | DIP16 | ||
+---\/---+ | +---\/---+ | ||
RESET | 1 | RESET | 1 16| Vcc | ||
*RESIN | 2 | *RESIN | 2 15| XTAL1 | ||
RDYIN | 3 | RDYIN | 3 14| XTAL2 | ||
READY | 4 | READY | 4 13| TANK | ||
SYNC | 5 | SYNC | 5 12| OSC | ||
Ø2(TTL) | 6 | Ø2(TTL) | 6 11| Ø1 | ||
*STSTB | 7 | *STSTB | 7 10| Ø2 | ||
GND | 8 | GND | 8 9| Vdd | ||
+--------+ | +--------+ | ||
</pre> | </pre> | ||
| Line 26: | Line 26: | ||
=Files= | =Files= | ||
<gallery widths="150px"> | <gallery widths="150px"> | ||
File:dp8224.pdf| | File:dp8224.pdf|DP8224 Datasheet | ||
</gallery> | </gallery> | ||
[[Category:Other Chips]] | [[Category:Other Chips]] | ||
[[Category:DIP16]] | [[Category:DIP16-300mil]] | ||
Latest revision as of 15:04, 15 December 2021
Clock Generator and Driver
Pinout
DIP16
+---\/---+
RESET | 1 16| Vcc
*RESIN | 2 15| XTAL1
RDYIN | 3 14| XTAL2
READY | 4 13| TANK
SYNC | 5 12| OSC
Ø2(TTL) | 6 11| Ø1
*STSTB | 7 10| Ø2
GND | 8 9| Vdd
+--------+
Frequency
DIP16
Set reader to FREQ, put black probe to GND, red probe to 6,10,11,12 to measure output clocks
External links
Clock generator page on Wikipedia
8224 page on CPU-World
Files
-
DP8224 Datasheet
