Am27H010

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) High Speed CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- **■** Fast access time
 - 45 ns
- **■** JEDEC-approved pinout
 - Plug in upgrade of standard 1 Mbit EPROMs
 - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance available

- 100% Flashrite[™] programming
 - Typical programming time of 16 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC and PLCC packages
- DESC SMD No. 5962-89614

GENERAL DESCRIPTION

The Am27H010 is a 1 Mbit ultraviolet erasable programmable read-only memory. It is organized as 131,072 words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 45 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27H010 offers separate Output Enable (OE) and Chip Enable (OE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 220 mW in active mode, and 50 mW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27H010 supports AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming time of 16 seconds.

BLOCK DIAGRAM



12750D-1

Publication# 12750 Rev. D Amendment / Olssue Date: July 1993





PRODUCT SELECTOR GUIDE

Family Part No.		Am27	'H010	
Ordering Part No:				
Vcc ±5%	-45V05			-90V05
Vcc ±10%	-45	-55	-70	-90
Max Access Time (ns)	45	55	70	90
CE (E) Access (ns)	45	55	70	90
OE (G) Access (ns)	20	25	35	40

CONNECTION DIAGRAMS

Top View





Note:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0-A16

= Address Inputs

CE (E)

= Chip

DQ0-DQ7

Data Inputs/Outputs

NC

No Internal Connection

OE (G)

Output Enable Input

PGM (P)

Program Enable Input

Vcc

Vcc Supply Voltage


Vpp

Program Supply Voltage

 V_{SS}


= Ground

LOGIC SYMBOL



ORDERING INFORMATION EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations							
AM27H010-45	DC, DCB, DI, DIB,						
AM27H010-45V05	LC, LI, LCB, LIB						
AM27H010-55	DC, DCB, DE, DEB,						
AM27H010-70	DI, DIB, LC, LCB, LI,						
AM27H010-90	LIB, LE, LEB						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27H010-55					
AM27H010-70	DC 10				
AM27H010-90	PC, JC				
AM27H010-90V05					


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Com	Valid Combinations							
AM27H010-55								
AM27H010-70	/BXA, /BUA							
AM27H010-90								

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests tests consist of Subgrou

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27H010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27H010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27H010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27H010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27H010 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, exposure to fluorescent light and sunlight will eventually erase the Am27H010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27H010

Upon delivery or after each erasure the Am27H010 has all 1,048,576 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27H010 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the VPP, \overline{CE} and \overline{PGM} is at V_{IL} and $\overline{OE} = V_{IH}$.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27H010. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27H010 in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27H010 may be common. A TTL low-level program pulse applied to an

Am27H010 $\overline{\text{CE}}$ input and with VPP = 12.75 V \pm 0.25 V, $\overline{\text{PGM}}$ Low and $\overline{\text{OE}}$ High will program that Am27H010. A high-level $\overline{\text{CE}}$ input inhibits the other Am27H010 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27H010.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27H010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = $V_{\rm IL}$) represents the manufacturer code, and byte 1 (A0 = $V_{\rm IH}$), the device code. For the Am27H010, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27H010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (toE). Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs toE after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc — toE.

Standby Mode

The Am27H010 has a standby mode which reduces the maximum Vcc current to 50% of the active current. It is placed in standby mode when \overline{CE} is at V_{IH}. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27H010 is specified with 50% of the address lines

toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE}/V_{PP} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode		CE	ŌĒ	PGM	A0	A 9	Vpp	Outputs
Read		VIL	ViL	Х	A 0	A 9	ViH	D _{оит}
Output Disable		V _{IL}	Vн	Х	Х	х	ViH	Hi-Z
Standby (TTL)		ViH	×	Х	Х	Х	Vін	Hi-Z
Program		VIL	Vін	VIL	Х	Х	Vpp	Din
Program Verify	1	VIL	VIL	ViH	Х	×	Vpp	Dout
Program Inhib	it	ViH	×	Х	Х	х	Vpp	Hi-Z
Auto Select	Manufacturer Code	VIL	VIL	х	VIL	Vн	Vcc	01H
(Note 3)	Device Code	VIL	VIL	Х	ViH	VH	Vcc	0EH

Notes:

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X = Either V_{IH} or V_{IL}
- 3. A1-A8 = A10-A18 = VIL
- 4. The Am27H010 uses the same Flashrite algorithm as the Am27C010.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature
OTP Products65°C to +125°C
All Other Products65°C to +150°C
Ambient Temperature with Power Applied –55°C to +125°C
Voltage with Respect to V _{SS}
All pins except A9,V _{PP} ,V _{CC} -0.6 V to V _{CC} + 0.5 V (Note 1)
A9 and V _{PP} (Note 2)0.6 V to +13.5 V
Vcc0.6 V to +7.0 V

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{CC} + 0.5$ V which may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (Tc)55°C to +125°C
Military (M) Devices
Case Temperature (Tc)55°C to +125°C
Supply Read Voltages
Vcc for Am27H010-XXV05 +4.75 V to +5.25 V
Vcc for Am27H010-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit		
Vон	Output HIGH Voltage	iон = -4 mA		2.4		٧	
Vol	Output LOW Voltage	IOL = 12 mA			0.45		
ViH	Input HIGH Voltage		2.0	Vcc + 0.5			
VIL	Input LOW Voltage		-0.5	+0.8	V		
lu	Input Load Current	VIN = 0 V to +Vcc	C/I Devices	1.0			
			E/M Devices		1.0	μА	
llo	Output Leakage Current	age Current Vout = 0 V to +Vcc		-	10		
			E/M Devices		10	μ Α	
Icc ₁	Vcc Active Current	CE = VIL, f = 10 MHz	C/I Devices		50		
	(Note 3)	IOUT = 0 mA	E/M Devices		60	mA	
lcc2	Vcc Standby Current	CE = VIH	C/I Devices		25		
				35	mA		
IPP1	VPP Current During Read	CE = OE = VIL, VPP = V		100	μА		

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27H010 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature $V_{CC} = 5.0 \text{ V}, f = 10 \text{ MHz}$



CAPACITANCE

Parameter		Test Conditions	CDV032		CLV032		PD 032		PL 032		
Symbol	Parameter Description		Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0	6	12	6	12	8	12	8	12	pF
Соит	Output Capacitance	Vout = 0	8	15	6	15	10	15	10	15	pF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

	ameter		Test Conditions			Am2	7H010		
JEDEC	mbols Standard	Parameter Description			-45V05 -45	-55	-70	-90V05 -90	Unit
tavqv	Output Delay	CE = OE = VIL Min		4,				ns	
		$C_L = C_{L1}$	Max	45	55	70	90	ns	
t ELQV	ELQV tCE Chip Enable to Output Delay	OE = VIL	Min					ns	
		$C_L = C_{L1}$	Max	45	55	70	90	ns	
tglav	toe	tOE Output Enable to	CE = VIL	Min					ns
	Output Delay	$C_L = C_{L1}$	Max	20	25	35	40	ns	
tehoz,	tDF	Chip Enable HIGH or		Min	0	0	0	0	ns
tghqz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float	C _L = C _{L2}	Max	20	25	35	40	ns
taxox	tон	Output Hold from		Min	0	0	0	0	ns
Addresses, CE, or OE, whichever occurred first		Max					ns		


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27H010 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and C = CL


Input Rise and Fall Times: 5 ns Input Pulse Levels: 0 V to 3 V.

Timing Measurement Reference Level: 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




12750D-8

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0." Input pulse rise and fall times are ≤ 5 ns.

KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.