

EM27C020 2-Megabit (256K x 8) UVPR0M

Features

- **Functional Compatible to AMD, TI, WSI's 27C020**
- **Fast Read Access Time – 70 ns**
- **Low-Power CMOS Operation**
 - 100 μ A Max Standby
 - 30 mA Max Active at 5 MHz
- **JEDEC Standard Packages – 32-lead ceramic DIP**
- **5V \pm 10% Supply**
- **Rapid Programming Algorithm – 100 μ s/Byte (Typical)**
- **CMOS and TTL Compatible Inputs and Outputs**
- **Integrated Product Identification Code**
- **Industrial, Extended Temperature Ranges and Military Screening**

1. Description

The EM27C020 is fabricated using high-density nonvolatile memory CMOS process and is assembled and tested in EM Semi approved assembly and test facilities. The device is offered in industrial, extended and a version screened to a military test flow.

The EM27C020 is a low-power, high-performance 2,097,152-bit UVPR0M organized 256K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed as fast as 70 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

The EM27C020 is available in industry-standard JEDEC-approved ceramic DIP packages. All devices feature two-line control (CE_{NOT} , OE_{NOT}) to give designers the flexibility to prevent bus contention.


With 256K byte storage capability, the EM27C020 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

EM27C020 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.

2. Pin Configurations

Pin Name	Function
A0 – A17	Addresses
O0 – O7	Outputs
CE _{NOT}	Chip Enable
OE _{NOT}	Output Enable
PGM _{NOT}	Program Strobe
V _{PP}	Program Supply
V _{CC}	Supply Voltage
GND	Ground


2.1 32-lead Ceramic DIP Top View



3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to + 125°C
Storage Temperature	-65°C to + 150°C
Supply Voltage.....	-2.0V to +7.0V
Voltage on Any Pin with Respect to Ground	-2.0V to + 7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0V to + 13.5V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground	-2.0V to + 14.0V ⁽¹⁾

* NOTICE:

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.5V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.5V DC which may overshoot to +7.0 volts for pulses of less than 20 ns.

6. Operating Modes

Mode/Pin	CE _{NOT}	OE _{NOT}	PGM _{NOT}	A9	V _{pp}	Outputs
Read	V _{IL}	V _{IL}	X	X	V _{CC} or GND	DOUT
Output Disable	V _{IL}	V _{IH}	X	X	V _{CC} or GND	High Z
Standby	V _{IH}	X	X	X	V _{CC} or GND	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	X	V _{PP}	DIN
PGM Verify	V _{IL}	V _{IL}	V _{IH}	X	V _{PP}	DOUT
PGM Inhibit	V _{IH}	X	X	X	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	V _{IH}	V _H	V _{CC}	Identification Code

Notes:

1. X can be V_{IL} or V_{IH} .
2. Refer to Programming Characteristics.
3. $V_H = 12.0 \pm 0.5V$.

7. DC and AC Operating Conditions for Read Operation

		EM27C020
		-70 / -90 / -120
Operating Temp.(Case)	Industrial	-40°C - 85°C
	Extended	-45°C - 115°C
	Military	-55°C - 125°C
V _{CC} Supply		5V ± 10%

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units	
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}	Ind.		±10	μA
			Mil.		±10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}	Ind.		±10	μA
			Mil.		±10	μA
I _{PP(2)}	V _{PP} Read/Standby Current	V _{pp} = V _{CC}		10	μA	
I _{SB}	V _{CC} Standby Current	I _{SB1} (CMOS), CE _{NOT} = V _{CC} - 0.2V		100	μA	
		I _{SB2} (TTL), CE _{NOT} = V _{IH}		1	mA	
I _{CC}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA, CE _{NOT} , OE _{NOT} = V _{IL}		30	mA	
V _{IL}	Input Low Voltage		-0.3	0.8	V	
V _{IH(2)}	Input High Voltage		2.0	V _{CC} + 1	V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V	
V _{OH}	Output High Voltage	V _{OH} (CMOS), I _{OH} = -100 μA	V _{CC} - 0.7		V	
		V _{OH} (TTL), I _{OH} = -400 μA	2.4			


Note:

1. V_{CC} must be applied simultaneously with or before V_{PP}, and removed simultaneously with or after V_{PP}.
2. Maximum DC voltage on Output is V_{CC} + 0.5V.

9. AC Characteristics for Read Operation

Symbol	Parameter	Condition	EM27C020						Units
			-70		-90		-120		
			Min	Max	Min	Max	Min	Max	
$t_{ACC(3)}$	Address to Output Delay	$CE_{NOT} = OE_{NOT} = V_{IL}$		70		90		120	ns
$t_{CE(2)}$	CE_{NOT} to Output Delay	$OE_{NOT} = V_{IL}$		70		90		120	ns
$t_{OE(2)(3)}$	OE_{NOT} to Output Delay	$CE_{NOT} = V_{IL}$		35		40		50	ns
$t_{DF(4)(5)}$	OE_{NOT} or CE_{NOT} High to Output Float, Whichever Occurred First			30		30		40	ns
t_{OH}	Output Hold from Address, CE_{NOT} or OE_{NOT} , Whichever Occurred First	$CE_{NOT} = OE_{NOT} = V_{IL}$	0		0		0		ns

10. AC Waveforms for Read Operation⁽¹⁾




Notes:


- V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .
- OE_{NOT} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of CE_{NOT} without impact on t_{CE} .
- OE_{NOT} may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

11. Input Test Waveforms and Measurement Levels

For -90 devices only:



12. Output Test Load



Note:

1. $C_L = 100 \text{ pF}$ including jig capacitance, except for high speed devices, where $C_L = 30 \text{ pF}$.

13. Pin Capacitance


$f = 1 \text{ MHz}$, $T_A = 25^\circ\text{C}$ (1)

Symbol	Typ	Max	Units	Conditions
C_{IN}	4	8	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$

Note:

1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

14. Programming Waveforms⁽¹⁾



Notes:

1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
3. When programming the EM27C020, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

15. DC Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $V_{PP} = 13.00 \pm 0.25\text{V}$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I_{LI}	Input Load Current	$0 \leq V_{IN} \leq V_{IH}$		± 10	μA
V_{IL}	Input Low Level		-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC} + 1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	2.4		V
I_{CC2}	V_{CC} Supply Current (Program and Verify)			50	mA
I_{PP2}	V_{PP} Supply Current	$CE_{NOT} = PGM_{NOT} = V_{IL}$		50	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

16. AC Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $V_{PP} = 13.00 \pm 0.25\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾	Limits		Units
			Min	Max	
t_{AS}	Address Setup Time	Input Rise and Fall Times (10% to 90%) 20 ns	2		μs
t_{CES}	CE_{NOT} Setup Time		2		μs
t_{OES}	OE_{NOT} Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time	Input Pulse Levels 0.45V to 2.4V	0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	OE_{NOT} High to Output Float Delay ⁽²⁾	Input Timing Reference Level 0.8V to 2.0V	0	130	ns
t_{VPS}	V_{PP} Setup Time		2		μs
t_{VCS}	V_{CC} Setup Time		2		μs
t_{PW}	PGM_{NOT} Program Pulse Width ⁽³⁾	Output Timing Reference Level 0.8V to 2.0V	95	105	μs
t_{OE}	Data Valid from OE_{NOT}			150	ns
t_{PRT}	V_{PP} Pulse Rise Time During Programming		50		ns

Notes:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.
- Program Pulse width tolerance is $100 \mu\text{sec} \pm 5\%$.

17. Integrated Product Identification Code


Codes	Pins									Hex Data
	A0	O7	O6	O5	O4	O3	O2	O1	O0	
Manufacturer	V _{IL}	0	0	1	0	0	0	0	0	20
Device Type	V _{IH}	0	1	1	0	0	0	0	1	61

18. Programming Algorithm

When delivered (and after each erasure for UVPROM), all bits of the EM27C020 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UVPROM). The EM27C020 is in the programming mode when V_{PP} input is at 12.75V, E is at V_{IL} and P is pulsed to V_{IL}. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V ± 0.25V.


Rapid Programming Algorithm

Rapid Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 26.5 seconds. Rapid programming consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see figure). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.



19. Ordering Information

EM27C020 – XX X X



© EM Semi. 2009

EM Semi makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of EM are granted by the Company in connection with the sale of EM products, expressly or by implication. EM's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of the corresponding companies.

Terms and product names in this document may be trademarks of others.