
PIN NOMENCLATURE

Program

5-V Power Supply

13-V Power Supply T

SMLS858A - AUGUST 1996 - REVISED SEPTEMBER 1997



Ctandard TTI Landa		THOMENOLATORE
Standard TTL Loads	A0-A16	Address Inputs
Latchup Immunity of 250 mA on All Ir	out DQ0-DQ7	Inputs (programming)/
and Output Pins		Outputs
No Pullup Resistors Required	<u>E</u>	Chip Enable
•	G	Output Enable
Low Power Dissipation (V _{CC} = 5.5 V)	GND	Ground
- Active 165 mW Worst Case	l NC	No Internal Connection

Standby . . . 0.55 mW Worst Case

D 400-mV Minimum DC Noise Immunity With

D 3-State Output Buffers

D

D D

description †Only in program mode

The SMJ27C010A series are 131072 by 8-bit (1048576-bit), ultraviolet (UV) light erasable, electrically programmable read-only memories (EPROMs).

PGM

VCC

 V_{PP}

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. Each output can drive one Series 54 TTL circuit without external resistors.

The SMJ27C010A EPROM is offered in a ceramic dual-in-line package (J suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers.

These EPROMs operate from a single 5-V supply (in the read mode), and therefore, are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of thirteen seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



⁽CMOS-Input Levels)

SMLS858A - AUGUST 1996 - REVISED SEPTEMBER 1997

operation

The seven modes of operation are listed in Table 1. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse), and 12 V on A9 for signature mode.

Table 1. Modes of Operation

				MODE	-			
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	RE MODE
Ē	V_{IL}	V_{IL}	v_{IH}	V_{IL}	V_{IL}	v_{IH}	٧	IL
IG	V_{IL}	v_{IH}	Х	v_{IH}	V_{IL}	X	>	IL
PGM	Х	Х	Х	V_{IL}	v_{IH}	Х	X	
V _{PP}	VCC	V _{CC}	V _{CC}	V_{PP}	V_{PP}	V_{PP}	۷ر	c
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	VCC	۷ر	c
A9	Х	Х	Х	Х	Х	Х	v _H ‡	v _H ‡
A0	Х	Х	Х	X	Х	Х	V_{IL}	V _{IH}
							CO	DE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
							97	D6

[†] X can be V_{IL} or V_{IH}.

read/output disable

When the outputs of two or more SMJ27C010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

latchup immunity

Latchup immunity on the SMJ27C010A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the printed circuit board level when the devices are interfaced to industry-standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure

Before programming, the SMJ27C010A EPROM is erased by exposing the chip through the transparent lid to a high-intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity \times exposure time) is 15 W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure; therefore, when using the SMJ27C010A, the window should be covered with an opaque label. After erasure (all bits in a logic-high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.



 $^{^{\}ddagger}V_{H} = 12 V \pm 0.5 V.$

SNAP! Pulse programming

The SMJ27C010A is programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1. This algorithm programs in a nominal time of thirteen seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to ten 100- μ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{E} = V_{IL}$, and $\overline{G} = V_{IH}$. Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, \overline{PGM} is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$.

program inhibit

Programming can be inhibited by maintaining a high-level input on the \overline{E} pin or the \overline{PGM} pin.

program verify

Programmed bits can be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.






Figure 1. SNAP! Pulse Programming Flow Chart



signature mode


The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for these devices is 97D6. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code D6 (Hex), as shown in Table 2.

Table 2. Signature Mode

IDENTIFIER†					PII	NS				
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	V _{IL}	1	0	0	1	0	1	1	1	97
DEVICE CODE	V_{IH}	1	1	0	1	0	1	1	0	D6

 $[\]overline{TE} = \overline{G} = V_{IL}$, A1 – A8 = V_{IL} , A9 = V_{H} , A10 – A16 = V_{IL} , $V_{PP} = V_{CC}$

logic symbol‡



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J package illustrated.



SMLS858A - AUGUST 1996 - REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range, All inputs except A9	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
A9	0.6 V to 13.5 V
Output voltage range, with respect to V _{SS} (see Note 1)	0.6 V to V _{CC} + 1 V
Operating free-air temperature range, T _A	–55°C to 125°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

					'27C010A-12 '27C010A-15 '27C010A-20			UNIT
					MIN			
\/	V _{CC} Supply Read mode (see Note 2) SNAP! Pulse programming algorith				4.5	5	5.5	٧
VCC			lgorithm		6.25	6.5	6.75	V
V	Supply	Read mode (see Note 3)		V _{CC} -0.6	VCC	V _{CC} +0.6	٧	
V _{PP}	voltage	SNAP! Pulse programming a	lgorithm		12.75	13	13.25	٧
V	High lovel de	input voltage	TTL		2		V _{CC} +0.5	V
V_{IH}	High-level dc input voltage		CMOS		V _{CC} -0.2		V _{CC} +0.5	V
	1 -		TTL		- 0.5	0.8		V
V_{IL}	Low-level dc i	iliput voltage	CMOS		- 0.5		GND+0.2	V
TA	Operating free	e-air temperature			– 55		125	°C

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

3. During programming, Vpp must be maintained at 13 V \pm 0.25 V.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V	Lligh level de cuteut veltere	I _{OH} = -20 μA	V _{CC} -0.2		٧	
VOH	High-level dc output voltage	I _{OH} = −2.5 mA	3.5		V	
V I work and do not have been			$I_{OL} = 2.1 \text{ mA}$		0.4	٧
VOL	Low-level dc output voltage		I _{OL} = 20 μA		0.1	V
lį	Input current (leakage)		V _I = 0 V to 5.5 V		±1	μΑ
Ю	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$		±1	μΑ
I _{PP1}	1 Vpp supply current		V _{PP} = V _{CC} = 5.5 V		10	μΑ
IPP2	Vpp supply current (during program pu	se)	Vpp = 13 V		50	mA
Ī	V comply convert (standby)	TTL-input level	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IH}$		500	^
ICC1	VCC supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{CC} \pm 0.2 \text{ V}$		100	μA
I _{CC2}	VCC supply current (active) (output ope	en)	$V_{CC} = 5.5 \text{ V}, \overline{E} = V_{IL}$ $t_{cycle} = \text{minimum cycle time}, \dagger$ outputs open		30	mA

[†]Minimum cycle time = maximum access time

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz‡

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
CI	Input capacitance	$V_I = 0 V$, $f = 1 MHz$		4	8	рF
Co	Output capacitance	V _O = 0 V, f = 1 MHz		6	10	рF

[‡] Capacitance measurements are made on sample basis only.

switching characteristics over recommended ranges of operating conditions (see Notes 4 and 5)

			'27C010A-12		'27C010A-15		'27C010A-20		UNIT
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address	$C_L = 100 \text{ pF},$ $1 \text{ Series } 74$ $TTL \text{ load},$ $\text{Input } t_f \leq 20 \text{ ns},$ $\text{Input } t_f \leq 20 \text{ ns}$		120		150		200	ns
ta(E)	Access time from chip enable			120		150		200	ns
ten(G)	Output enable time from \overline{G}			55		75		75	ns
[†] dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first \P		0	50	0	60	0	60	ns
^t v(A)	Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first \P		0		0		0		ns

[¶] Value calculated from 0.5-V delta to measured output level.

NOTES: 4. For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).

5. Common test conditions apply for tdis except during programming.



[§] All typical values are at T_A = 25°C and nominal voltages.

SMLS858A - AUGUST 1996 - REVISED SEPTEMBER 1997

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 4)

	PARAMETER			UNIT
^t dis(G)	Disable time, output disable time from \overline{G}	0	130	ns
ten(G)	Enable time, output enable time from \overline{G}		150	ns


NOTE 4: For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).

timing requirements for programming

			MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t _{su(A)}	Setup time, address		2			μs
t _{su(E)}	Setup time, E		2			μs
t _{su(G)}	Setup time, G		2			μs
t _{su(D)}	Setup time, data		2			μs
t _{su(VPP)}	Setup time, Vpp		2			μs
t _{su(VCC)}	Setup time, V _{CC}		2			μs
[†] h(A)	Hold time, address		0			μs
^t h(D)	Hold time, data		2			μs




PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

ac testing input/output waveforms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

Figure 2. AC Test Output Load Circuit





Figure 3. Read-Cycle Timing

PROGRAMMING INFORMATION



 $[\]dagger t_{dis(G)}$ and $t_{en(G)}$ are characteristics of the device but must be accommodated by the programmer.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

^{‡13-}V VPP and 6.5-V VCC for SNAP! Pulse programming.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1998, Texas Instruments Incorporated