

# HD648180W

## MCU (Micro Controller Unit)

### ■ DESCRIPTION

The HD648180W is an 8-bit CMOS microcontroller in the HD64180 family. Its instruction set is upward-compatible with the HD64180Z, hence with the Z-80. Twelve instructions (seven types) have been added, bringing the total number of instructions to 165.

Compared with the HD64180Z, the HD648180W also has more peripheral functions. In addition to a refresh controller and wait-state controller for memory access support, and a memory management unit (MMU) and DMA controller (DMAC) for processing large quantities of data, the HD64180W has on-chip RAM, EEPROM, and an A/D converter. Timer and I/O-port functions have also been enhanced.

Figure 1 shows the HD64180 family. Table 1 lists the features of the HD64180W.





Figure 1 HD64180 Family



### ■ ORDERING INFORMATION

Type No.	Speed and Package
HD648180W0CP4	4 MHz 84-pin PLCC
HD648180W0CP6	6 MHz 84-pin PLCC
HD648180W0F4	4 MHz 80-pin QFP
HD648180W0F6	6 MHz 80-pin QFP

**Table 1 HD648180W Features**

Item	Description
CPU	<ul style="list-style-type: none"> <li>Instruction set upward-compatible with HD64180Z</li> <li>Maximum operating speed: 6.144 MHz</li> </ul>
MMU	<ul style="list-style-type: none"> <li>1-Mbyte physical address space</li> </ul>
Memory	<ul style="list-style-type: none"> <li>256-byte EEPROM on-chip           <ul style="list-style-type: none"> <li>Byte or page write</li> </ul> </li> <li>1-kbyte static RAM on-chip           <ul style="list-style-type: none"> <li>Provides work area, stack area for interrupts, etc.</li> </ul> </li> </ul>
Timers (4 channels)	<ul style="list-style-type: none"> <li>16-bit free-running timer (1 channel) on-chip           <ul style="list-style-type: none"> <li>Input capture function for measuring input pulse width</li> <li>Output compare function for generating waveforms</li> </ul> </li> <li>16-bit reload timers (3 channels) on-chip           <ul style="list-style-type: none"> <li>Toggle function for square-wave output with 50% duty cycle</li> </ul> </li> </ul>
Serial communication interface (2 channels)	<ul style="list-style-type: none"> <li>Asynchronous or clocked synchronous mode</li> <li>Simultaneous transmit and receive (full duplex communication)</li> <li>On-chip baud rate generator</li> </ul>
DMA controller (2 channels)	<ul style="list-style-type: none"> <li>Directly addresses 1-Mbyte address space (without using MMU)</li> <li>Directly addresses 64-kbyte I/O address space</li> <li>Can transfer 64-kbyte data continuously</li> <li>Data transfer speed (memory-to-memory): six system clocks/byte</li> </ul>
A/D converter (8-bit resolution)	<ul style="list-style-type: none"> <li>Four analog input channels</li> <li>Absolute precision: 2.0 LSB</li> <li>Conversion time: 17 µs (at 6 MHz)</li> </ul>
I/O ports	<ul style="list-style-type: none"> <li>30 input/output lines (including 10 with direct LED driving capability: <math>I_{OL} = 10 \text{ mA}</math>)</li> <li>4 input lines</li> <li>1 output line</li> </ul>
Wait-state controller	<ul style="list-style-type: none"> <li>Wait states can be inserted by external signal input or by software</li> </ul>
Refresh controller	<ul style="list-style-type: none"> <li>Outputs 8-bit refresh addresses</li> <li>Programmable refresh interval</li> </ul>



**Table 1 HD648180W Features (cont)**

Item	Description
Interrupts	<ul style="list-style-type: none"><li>Four external interrupt lines: NMI, INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub></li><li>Ten on-chip interrupt sources</li></ul>
Special CPU modes	<ul style="list-style-type: none"><li>Low-power modes (standby modes)</li><li>Sleep mode</li><li>Halt mode</li><li>Bus-release mode</li></ul>
Other features	<ul style="list-style-type: none"><li>On-chip clock oscillator</li><li>Interfaces directly with Z-80 peripheral chips</li></ul>



## ■ Block Diagram

Figure 2 is a block diagram of the HD648180W.




Figure 2 HD648180W Block Diagram



## ■ Pin Descriptions

### • Pin Arrangement

Figure 3 shows the pin arrangement of the HD648180W in the FP-80A package. Figure 4 shows the pin arrangement in the CP-84 package.




Figure 3 Pin Arrangement (FP-80A)







Figure 4 Pin Arrangement (CP-84)

- Pin Functions

**Table 2 Pin Functions**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
Power supply GND	V <sub>CC</sub>	14, 56	26, 70	Input	Power Supply: Connect all V <sub>CC</sub> pins to system power supply (+5 V).
	V <sub>SS</sub>	10, 31, 59	21, 44, 73	Input	Ground: Connect all V <sub>SS</sub> pins to system power supply (0 V).
XTAL clock	XTAL	57	71	Input	Connect to crystal oscillator with twice system clock ( $\phi$ ) frequency.
	EXTAL	58	72	Input	When inputting external clock at EXTAL, leave XTAL open.
					Connect to crystal oscillator or external clock. External clock frequency should be 2 times system clock.



Oscillator circuit examples

$\phi$	61	75	Output	System Clock: Supplies system clock to peripheral devices.	
Reset	RESET	60	74	Input	Reset: Chip is reset when this pin is dropped low.
Address bus	A <sub>0</sub> to A <sub>19</sub>	1 to 9, 1 to 70 to 80	20, 84	Output (Tri-state)	Address Bus: For memory access. These lines go to high impedance only in the following cases. <ul style="list-style-type: none"> <li>a. During reset</li> <li>b. When bus control is granted to another device (when BUSACK drops low because of low input at BUSREQ).</li> </ul>

**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
Data bus	D <sub>0</sub> to D <sub>7</sub>	15 to 22	27 to 34	Input/Output	Data Bus: 8-bit, bidirectional data bus
Memory I/O interface signal	$\overline{RD}$	68	82	Output (Tri-state)	Read: Indicates chip is in read cycle. At this time, data bus is in input mode.
	$\overline{WR}$	67	81	Output (Tri-state)	Write: Indicates chip is in write cycle. At this time, data bus is in output mode.
	$\overline{ME}$	65	79	Output (Tri-state)	Memory Enable: Indicates memory read/write is being performed. Goes low in the following cases: <ul style="list-style-type: none"><li>a. Instruction fetch and operand read</li><li>b. Data read/write by memory reference instruction</li><li>c. Memory access during DMA cycle</li><li>d. Refresh cycle</li></ul>
	$\overline{IOE}$	64	78	Output (Tri-state)	I/O Enable: Indicates I/O read/write is being performed. Goes low in the following cases: <ul style="list-style-type: none"><li>a. Data read/write by I/O instruction execution</li><li>b. I/O access during DMA cycle</li><li>c. <math>\overline{INT_0}</math> acknowledge cycle</li></ul>
	WAIT	13	25	Input	Wait: Used to extend memory and I/O read/write cycles. If low at the falling clock edge in a T <sub>2</sub> or T <sub>W</sub> state, a T <sub>W</sub> state is inserted next.
System control signals	BUSREQ	11	23	Input	Bus Request: Used by another device to issue a bus request. When this pin goes low, CPU terminates instruction execution and sets address bus, data bus, and some memory interface signals ( $\overline{RD}$ , $\overline{WR}$ , $\overline{ME}$ , $\overline{IOE}$ ) to high impedance.



**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
System control signals	BUSACK	12	24	Output	Bus Acknowledge: Indicates receipt of <u>BUSREQ</u> signal by CPU and release of bus. Notifies device that output <u>BUSREQ</u> signal that bus is under its control.
	HALT	63	77	Output	HALT: Goes low when CPU executes HALT or SLP instruction to indicate that CPU is in halt or sleep mode. Used together with ST and LIR signals (described below) to indicate operational status of internal DMA and CPU mode.
	LIR	66	80	Output	Load Instruction Register: Indicates ongoing cycle is op code fetch cycle.
	ST	62	76	Output	Status: Indicates operational status. Do not connect pull-down resistance to this pin.
ST		HALT	LIR	Operation Mode	
0	1		0	CPU operation (1st op-code fetch cycle)	
1	1		0	CPU operation (2nd, 3rd op-code fetch cycle)	
1	1		1	CPU operation (machine cycles other than op-code fetch cycles)	
0	Undefined	1	1	DMA	
0	0		0	Halt mode	
1	0		1	Sleep mode	

**Table 2 Pin Functions (cont)**

Pin Number					
Type	Signal	FP-80A	PC-84	I/O	Name and Pin Function
System control signals	$\overline{\text{REF}}$	69	83	Output	Refresh: Low level indicates CPU is in DRAM refresh cycle. Refresh address is output on lower 8 bits of address bus ( $A_0$ through $A_7$ ). Refresh cycle interval can be programmed to 10, 20, 40, or 80 states.
Interrupt signals	NMI	44	57	Input	Non-Maskable Interrupt: Non-maskable interrupt request pin.
	$\overline{\text{INT}_0}$	45	58	Input	Interrupt 0: Maskable interrupt level 0 request pin. Level 0 has 3 modes.
Mode      Meaning					
		0			Execute instruction on data bus
		1			Execute instructions starting from address 0038H
		2			Vectored
	$\overline{\text{INT}_1}$	48	61	Input	Interrupt 1, 2: Maskable interrupt Level 1 and 2 request pins. Vectored.
	$\overline{\text{INT}_2}$	46	59	Input	
DMA signals	$\overline{\text{DREQ}_0}$	33	46	Input	DMA Request for Channel 0: Asks internal DMAC to perform transfer on channel 0. Enables internal DMAC to synchronize with external I/O device. Internal DMAC channel 0 supports the following transfers. <ul style="list-style-type: none"> <li>a. Memory <math>\leftrightarrow</math> Memory</li> <li>b. Memory <math>\leftrightarrow</math> I/O</li> <li>c. Memory <math>\leftrightarrow</math> Memory-mapped I/O</li> </ul>



**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
DMA signals	TEND <sub>0</sub>	32	45	Output	Transfer End for Channel 0: Internal DMAC channel 0 transfer end signal. This signal goes low at write cycle of final data transfer.
	DREQ <sub>1</sub>	35	48	Input	DMA Request for Channel 1: Asks internal DMAC to perform transfer on channel 1. Channel 1 supports Memory ↔ I/O transfers only.
	TEND <sub>1</sub>	34	47	Output	Transfer End for Channel 1: Internal DMAC channel 1 transfer end signal. This signal goes low at write cycle of final data transfer.
Serial communications	TX <sub>0</sub>	43	56	Output	Transmit Data for SCI Channel 0: SCI channel 0 transmit data pin.
	RX <sub>0</sub>	42	55	Input	Receive Data for SCI Channel 0: SCI channel 0 receive data pin.
	SCK <sub>0</sub>	41	54	Input/Output	Serial Clock for SCI Channel 0: SCI channel 0 clock input/output pin.
	TX <sub>1</sub>	40	53	Output	Transmit Data for SCI Channel 1: SCI channel 1 transmit data pin.
	RX <sub>1</sub>	39	52	Input	Receive Data for SCI Channel 1: SCI channel 1 receive data pin.
	SCK <sub>1</sub>	38	51	Input/Output	Serial Clock for SCI Channel 1: SCI channel 1 clock input/output pin.



**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
Timers	TIN <sub>1</sub>	35	48	Input	Timer Input for Channel 1: Input signal pin for timer 1 input capture. Signal transitions at this pin transfer free-running counter value to input capture register.
	TOUT <sub>1</sub>	37	50	Output	Timer Output for Channel 1: Timer 1 waveform output pin. When output compare register and free-running counter match, value of OLVL bit of timer control/status register 1 is output from this pin.
	TOUT <sub>2</sub>	36	49	Output	Timer Output for Channel 2: Timer 2 waveform output pin. When timer 2 time constant register and timer 2 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 2 is output from this pin.
	TOUT <sub>3</sub>	32	45	Output	Timer Output for Channel 3: Timer 3 waveform output pin. When timer 3 time constant register and timer 3 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 2 is output from this pin.
	TOUT <sub>4</sub>	34	47	Output	Timer Output for Channel 4: Timer 4 waveform output pin. When timer 4 time constant register and timer 4 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 4 is output from this pin.



**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
A/D converter	AV <sub>ss</sub>	55	69	Input	Analog Ground: A/D converter power supply (ground)
	AV <sub>CC</sub>	50	63	Input	Analog Power Supply: A/D converter power supply (+5 V). Connect to system power supply (V <sub>cc</sub> ).
	AN <sub>0</sub> to AN <sub>3</sub>	51 to 54	65 to 68	Input	Analog Input: A/D converter input signal pins
	ADT	48	61	Input	A/D Trigger: External trigger input pin to start A/D converter
EEPROM	V <sub>PP</sub>	49	62	Output	Test pin. Do not connect.
Parallel I/O	P0 <sub>0</sub> to P0 <sub>7</sub>	23 to 30	35 to 42	Input/Output	Port 0: 8-bit parallel I/O port. Switched between input and output by data direction register 0 (DDR0).
	P1 <sub>0</sub> to P1 <sub>7</sub>	36 to 43	49 to 56	Input/Output	Port 1: 8-bit parallel I/O port. Switched between input and output by data direction register 1 (DDR1).
	P2 <sub>0</sub> to P2 <sub>6</sub>	6 to 9 11, 12, 69	17 to 20 23, 24, 83	Input/Output	Port 2: 7-bit parallel I/O port. Switched between input and output by data direction register 2 (DDR2). P26 is output only.
	P3 <sub>0</sub> to P3 <sub>7</sub>	32 to 35 45 to 48 48	45 to 48 58 to 61	Input/Output	Port 3: 8-bit parallel I/O port. Switched between input and output by data direction register 3 (DDR3).
	P4 <sub>0</sub> to P4 <sub>3</sub>	51 to 54	65 to 68	Input	Port 4: 4-bit input-only port.



## ■ Basic CPU Architecture

The HD648180W has an advanced, high-speed, eight-bit CPU. Its instruction set is upward-compatible with the HD64180Z.

### • Features

The HD648180W CPU has the following features.

- CPU architecture based on the Z-80
- Expanded instruction set with instructions for:
  - Input from on-chip I/O
  - Output to on-chip I/O
  - Block transfer between memory and on-chip I/O
  - 8-bit  $\times$  8-bit multiplication
  - AND operations on on-chip I/O
  - AND operations on accumulator A
  - Transition to sleep mode
- Eight addressing modes
  - Implied
  - Register direct
  - Register indirect
  - Indexed
  - Extended
  - Immediate
  - Relative
  - I/O
- Maximum operating speed: 6.144 MHz
- Special CPU operating modes
  - Low-power modes (standby modes)
    - Software standby mode
    - Hardware standby mode
  - Sleep mode
  - Halt mode
  - Bus-release mode



- **Address Space**


The HD648180W CPU has a 64-kbyte logical address space and 64-kbyte I/O address space.

The 64-kbyte logical address space is mapped into a 1-Mbyte physical address space by the memory management unit (MMU). For details, see Memory Management Unit (MMU).

The 64-kbyte I/O address space is assigned to on-chip and off-chip I/O. For details, see On-Chip I/O Address Space Map.

- **Register Configuration**

The CPU includes two general register sets (GR and GR'), and a single special-purpose register set. Register sets GR and GR' each include an accumulator, a flag register, and six general-purpose registers. The special-purpose register set consists of an interrupt vector register, an R counter, two 16-bit index registers, a stack pointer, and a program counter.



**Figure 5 CPU Register Configuration**

## • Register Descriptions

The following table describes the function of each register. Unless otherwise specified, register content is undefined following a reset.

Register Name	Symbol	Function
Accumulators	A, A'	Accumulators are registers in which 8-bit arithmetic operations, logical operations, and shifts are performed. Accumulator A' is used in place of accumulator A following execution of the instruction EX AF, AF'.
Flag registers	F, F'	Flag registers store the status of operations. Flag register F' is used in place of flag register F following execution of the instruction EX AF, AF'.
General-purpose registers	B, C D, E H, L  B', C' D', E' H', L'	The registers in register set GR can be used as 8-bit registers (B, C, D, E, H, L) or 16-bit registers (BC, DE, HL). They can be used to execute operations or store addresses.  The registers in register set GR' supplement the GR registers. The two register sets can be swapped using the EXX instruction.
Interrupt vector register	I	This 8-bit register stores the upper 8 bits of the 16-bit vector produced by an interrupt. Vectors are used for INT <sub>0</sub> mode 2, INT <sub>1</sub> , INT <sub>2</sub> , and internal interrupts (7 sources). A reset initializes this register to 00H.
R counter	R	This 8-bit register counts the number of op-code fetch cycles performed. The content of this counter is unrelated to the refresh address, which is generated by another on-chip counter that cannot be accessed by the user. A reset initializes this register to 00H.
Index registers	IX, IY	These 16-bit registers are used for indexed addressing and 16-bit operations. In indexed addressing, the base address is stored in the index registers. A signed 8-bit displacement is added to the base address to generate the operand's effective address. In 16-bit operations that involve the index registers, a general-purpose register (except HL), the index registers, or the stack pointer can be used for the other operand.
Stack pointer	SP	This 16-bit register stores the top address of the stack area. A reset initializes this register to 00H.
Program counter	PC	This 16-bit register stores the logical address of the next instruction to be executed. This register is normally incremented by 1 each time a 1-byte instruction code is accessed, but execution of a jump instruction causes the address of the jump destination to replace the current content of the program counter. A reset initializes this register to 0000H.



- Flag Register

The flag register (F) contains individual flags that are set and reset to represent the status of the result of an 8-bit or 16-bit operation. This register is referenced by extended arithmetic instructions and conditional jump instructions.

Flag register F	7	6	5	4	3	2	1	0
	S	Z	-	H	-	P/V	N	C

Flag Name	Symbol	Function
Sign	S	Bit 7 is set when an operation produces a negative result (MSB = 1) and reset by a positive result (MSB = 0).
Zero	Z	Bit 6 is set when an instruction execution produces a zero result, and reset by any other result.
Half-carry	H	Bit 5 is set when an operation results in a carry or borrow from the 4th bit. The half-carry flag is reset when neither a carry nor borrow is generated. This flag is referenced for adjustment of decimal operations (DAA instruction).
Parity/overflow	P/V	<p>Bit 2 can be used as either a parity or an overflow flag.</p> <p>The parity flag indicates the parity of the data stored in the accumulator following execution of a logical operation. An even number of 1s in the accumulator value sets the parity flag, while an odd number of 1s resets it.</p> <p>The overflow flag is set when the result of a signed arithmetic operation exceeds the range of +127 through -128 for an 8-bit operation, or the range of +32767 through -32768 for a 16-bit operation. Results within these ranges reset the overflow flag.</p>
Negate	N	Bit 1 is set by execution of a subtraction instruction (examples: SUB, DEC, CP) and reset by an addition instruction (examples: ADD, INC).
Carry	C	<p>Bit 0 is set when an operation results in a carry or borrow from the most significant bit. Any other result resets this flag. The following lists the various types of carries and borrows.</p> <ul style="list-style-type: none"> <li>• Carry produced by an addition result</li> <li>• Borrow produced by a subtraction result</li> <li>• Carry produced by a shift or rotate</li> </ul>

## Addressing Modes

The CPU instruction set has eight addressing modes.

### 1. Implied Addressing (IMP)

This addressing mode is based on data included within op codes. It is used by instructions that manipulate bit positions specified by the accumulator (A), index registers (IX, IY), stack pointer (SP), HL general-purpose register, or op codes.

### 2. Register Direct Addressing (REG)

In this addressing mode, 8-bit and 16-bit registers are specified by op code fields g, g', ww, xx, yy, and zz. The following tables show the relationships between field codes and registers.

#### 8-Bit Register Specification

<b>g or g' Field</b>	<b>Specified Register</b>
000	B
001	C
010	D
011	E
100	H
101	L
110	—
111	A

**16-bit Register Specification**

<b>ww Field</b>	<b>Specified Register</b>
00	BC
01	DE
10	HL
11	SP


<b>xx Field</b>	<b>Specified Register</b>
00	BC
01	DE
10	IX
11	SP

<b>yy Field</b>	<b>Specified Register</b>
00	BC
01	DE
10	IY
11	SP

<b>zz Field</b>	<b>Specified Register</b>
00	BC
01	DE
10	HL
11	AF


**3. Register Indirect Addressing (REGI)**

In this addressing mode, general-purpose registers are used as 16-bit address registers for specification of operands in memory.




#### 4. Indexed Addressing (INDX)

In this addressing mode, effective addresses are generated by adding a displacement (d: signed 8-bit value) to the index registers (IX, IY).




#### 5. Extended Addressing (EXT)

With this addressing mode, 2 bytes (m, n) following the op code are used as a 16-bit address for direct specification of an operand in memory.




## 6. Immediate Addressing (IMMED)

With this addressing mode, 1 byte (m) or 2 bytes (m, n) following the op code are used as a direct operand.



## 7. Relative Addressing (REL)

This addressing mode can be used with branching instructions only. A displacement (j: signed 8-bit value) is added to the program counter (PC) to generate a branch address. In the case of a conditional branch, the branch is taken only when a condition is satisfied.



## 8. I/O Addressing

This addressing mode can be used with I/O instructions only. The specified address is an I/O address ( $\text{IOE} = 0$ ). One of the following addresses is output by this addressing mode.

- An address formed by the content of the operand, which is output to  $A_0$  through  $A_7$ , and the content of accumulator A, which is output to  $A_8$  through  $A_{15}$ .
- An address formed by the content of register C, which is output to  $A_0$  through  $A_7$ , and the content of register B, which is output to  $A_8$  through  $A_{15}$ .
- An address formed by the content of the operand, which is output to  $A_0$  through  $A_7$ , and 00H, which is output to  $A_8$  through  $A_{15}$ . This is convenient for accessing on-chip I/O registers.
- An address formed by the content of register C, which is output to  $A_0$  through  $A_7$ , and 00H, which is output to  $A_8$  through  $A_{15}$ . This is convenient for accessing on-chip I/O registers.



## Instruction Set Overview

The CPU instruction set for this chip can be broken down as follows.

- Operation instructions
- Load instructions
- Program control instructions
- I/O instructions
- Special control instructions

These instructions consist of 1 to 4 bytes. Typical examples are shown below.

	7	6	5	4	3	2	1	0	
1-byte instruction	0	1		g		g'			LD g, g'
2-byte instruction	0	0		g		1	1	0	LD g, m Immediate data
3-byte instruction	1	1	0	1	1	1	0	1	LD g, (IX + d) Displacement
4-byte instruction	1	1	0	1	1	1	0	1	LD (IX + d), m Displacement Immediate data

3

See Instruction Set Lists for further details.




## Conditional Jump and Conditional Call Instruction Precautions

The following illustrates operation when the conditional jump instruction JP f, mn is executed. Note the difference in operation when the condition tests true and when it tests false.

### Example

When the instruction JP NZ, 6000H is at address 5000H (MMU sets base register to 00H).



Note that when the condition tests false, execution proceeds to the next instruction without reading the 2nd operand of JP f, mm. This is also true in the case of the conditional call: CALL f, mn.

## ■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Analog supply voltage	$AV_{CC}$	-0.3 to +7.0	V <sup>*1</sup>
Input voltage (port 4)	$V_{in1}$	-0.3 to $AV_{CC} + 0.3$	V
Analog input voltage	$A_{in}$	-0.3 to $AV_{CC} + 0.3$	V
Total current inflow	$\sum I_{OL}$	80	mA <sup>*2</sup>
Total current outflow	$\sum  I_{OH} $	30	mA <sup>*3</sup>

- Notes:
1.  $AV_{CC}$  must equal  $V_{CC}$ .
  2. Total current inflow is the total current sunk simultaneously from all input/output lines via output buffers to the HD648180W's  $V_{SS}$ .
  3. Total current outflow is the total current sourced simultaneously from the HD648180W's  $V_{CC}$  via output buffers to all input/output pins.

## ■ Electrical Characteristics

**DC Characteristics ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20$  to  $+75^\circ\text{C}$  unless otherwise noted)**

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input high voltage level for <u>RESET</u> , EXTAL, NMI, STBY	$V_{IH1}$		$V_{CC} - 0.6$	—	$V_{CC} + 0.3$	V
Input high voltage level for other pins	$V_{IH2}$		2.0	—	$V_{CC} + 0.3$	V
Input low voltage level for <u>RESET</u> , EXTAL, NMI, STBY	$V_{IL1}$		-0.3	—	0.6	V
Input low voltage level for other pins	$V_{IL2}$		-0.3	—	0.8	V
Output high voltage level for all output pins	$V_{OH}$	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -20 \mu\text{A}$	2.4 $V_{CC} - 1.2$	— —	—	V
Output low voltage level for all output pins	$V_{OL}$	$I_{OL} = 2.2 \text{ mA}$	—	—	0.45	V
Input leakage current for all input pins except XTAL and EXTAL	$I_{IL}$	$V_{in} = 0.5$ to $V_{CC} - 0.5$	—	—	1.0	$\mu\text{A}$
Tri-state leakage current	$I_{TL}$	$V_{in} = 0.5$ to $V_{CC} - 0.5$	—	—	1.0	$\mu\text{A}$
Current consumption (normal operation) <sup>Note</sup>	$I_{CC}$	$f = 4 \text{ MHz}$ $f = 6 \text{ MHz}$	— —	15 20	30 40	mA
Current consumption (standby mode) <sup>Note</sup>	$I_{CCSTBY}$	—	—	10	20	$\mu\text{A}$
Pin capacitance	$C_p$	$V_{in} = 0 \text{ V}$ , $f = 1 \text{ MHz}$ $T_a = 25^\circ\text{C}$	—	—	15	pF

**Note:** Signal levels:

RESET, EXTAL, NMI:  $V_{IH\min} = V_{CC} - 0.6 \text{ V}$ ,  $V_{IL\max} = 0.6 \text{ V}$

Other pins:  $V_{IH\min} = V_{CC} - 1.0 \text{ V}$ ,  $V_{IL\max} = 0.8 \text{ V}$

All output pins are unloaded.

- DC Characteristics (I/O ports) ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $+75^\circ C$  unless otherwise noted)

Item		Symbol	Test Conditions	Min	Typ	Max	Unit
Input high voltage	Ports 0 to 4	$V_{IHP}$		2.0	—	$V_{CC} + 0.3$	V
Input low voltage	Ports 0 to 4	$V_{ILP}$		-0.3	—	0.8	V
Output high voltage	Ports 0 to 3	$V_{OHP}$	$I_{OH} = -200 \mu A$ $I_{OH} = -20 \mu A$	2.4 $V_{CC} - 1.2$	— —	— —	V
Output low voltage	Ports 0 to 3 Port 0	$V_{OLP}$	$I_{OL} = 2.2 mA$ $I_{OL} = 10 mA$	— —	— —	0.45 1.0	V
Input leakage current		$ I_{ILP} $	$V_{in} = 0.5$ to $V_{CC} - 0.5$	—	—	1.0	$\mu A$

- A/D Conversion Characteristics ( $AV_{CC} = V_{CC}$ ,  $V_{SS} = 0 V$ ,  $T_a = -20$  to  $+75^\circ C$  unless otherwise noted)

Item		Symbol	Test Conditions	Min	Typ	Max	Unit
Analog input voltage		$AV_{in}$		$AV_{SS}$	—	$AV_{CC}$	V
Analog input leakage current		$ I_{AII} $		—	—	1.0	$\mu A$
Resolution				—	8	—	Bit
Input hold time (conversion time)			A/D conversion clock = $\phi/3 = 2.048$ MHz when $\phi = 6.144$ MHz	16.6	—	—	$\mu s$
Number of inputs				0	—	4	Channel
Absolute precision			$T_a = 25^\circ C$ , $V_{CC} = 5.0 V$	—	—	2.0	LSB

3

Note:  $AV_{CC}$  must equal  $V_{CC}$ .



**AC Characteristics ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^\circ\text{C}$  unless otherwise noted)**

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
Clock cycle time	$t_{cyc}$	Figure 6	250	—	333	162	—	333	ns
Clock high pulse duration	$t_{CHW}$		110	—	—	65	—	—	ns
Clock low pulse duration	$t_{CLW}$		110	—	—	65	—	—	ns
Clock fall time	$t_{cf}$		—	—	15	—	—	15	ns
Clock rise time	$t_{cr}$		—	—	15	—	—	15	ns
External clock cycle time	$t_{ECYC}$	Figure 18	125	—	—	81	—	—	ns
External clock high pulse duration	$t_{EXHW}$		50	—	—	32	—	—	ns
External clock low pulse duration	$t_{EXLW}$		50	—	—	32	—	—	ns
External clock rise time	$t_{EXr}^{*1}$	Figure 18	—	—	25	—	—	25	ns
External clock fall time	$t_{EXf}^{*1}$		—	—	25	—	—	25	ns
Address delay time	$t_{AD}$	Figure 6	—	—	110	—	—	90	ns
Address setup time (measured from $\overline{ME}$ or $\overline{IOE}$ falling edge)	$t_{AS}$		50	—	—	30	—	—	ns
$\overline{ME}$ delay time 1	$t_{MED1}$	Figure 6, 7,	—	—	85	—	—	60	ns
$\overline{RD}$ delay time 1 (when $\overline{IOC} = 1$ )	$t_{RDD1}$	Figure 6	—	—	85	—	—	60	ns
		Figure 8	—	—	85	—	—	65	ns
LIR delay time 1	$t_{LD1}$	Figure 6	—	—	100	—	—	80*2	ns
Address hold time (measured from $\overline{ME}$ , $\overline{IOE}$ , $\overline{RD}$ , or $\overline{WR}$ rising edge)	$t_{AH}$		80	—	—	35	—	—	ns
			—	—	85	—	—	60	ns
$\overline{ME}$ delay time 2	$t_{MED2}$	Figure 6, 7	—	—	85	—	—	60	ns
$\overline{RD}$ delay time 2	$t_{RDD2}$	Figure 6	—	—	85	—	—	60	ns
LIR delay time 2	$t_{LD2}$		—	—	100	—	—	80*2	ns

- Notes: 1. If external clock pulse duration specifications ( $t_{EXHW}$ ,  $t_{EXLW}$ ) are not satisfied, adjust  $t_{EXr}$  and  $t_{EXf}$ .  
 2.  $t_{LD1}$  ( $t_{LD2}$ ) = 60 ns when bus timing test load capacitance  $C = 40 \text{ pF}$ .



**AC Characteristics ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^\circ\text{C}$  unless otherwise noted) (cont)**

<b>Item</b>	<b>Symbol</b>	<b>Test Conditions</b>	<b>HD648180W-4</b>			<b>HD648180W-6</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
Data read setup time	$t_{DRS}$	Figure 6, 7	50	—	—	40	—	—	ns
Data read hold time	$t_{DRH}$		0	—	—	0	—	—	ns
ST delay time 1	$t_{STD1}$	Figure 6	—	—	110	—	—	90	ns
ST delay time 2	$t_{STD2}$	Figure 10	—	—	110	—	—	90	ns
WAIT setup time	$t_{WS}$	Figure 6	80	—	—	40	—	—	ns
WAIT hold time	$t_{WH}$		70	—	—	40	—	—	ns
Write data floating delay time	$t_{WDZ}$	Figure 6	—	—	100	—	—	95	ns
WR delay time 1	$t_{WRD1}$		—	—	90	—	—	65	ns
Write data delay time	$t_{WDD}$		—	—	110	—	—	90	ns
Write data setup time (measured from WR falling edge)	$t_{WDS}$		60	—	—	40	—	—	ns
WR delay time 2	$t_{WRD2}$		—	—	90	—	—	80	ns
WR pulse duration	$t_{WRP}$		280	—	—	170	—	—	ns
Write data hold time (measured from WR rising edge)	$t_{WDH}$		60	—	—	40	—	—	ns
$\overline{IOE}$ delay time 1 (when $\overline{IOC} = 1$ )	$t_{IOD1}$	Figure 6	—	—	85	—	—	60	ns
$\overline{IOE}$ delay time 1 (when $\overline{IOC} = 0$ )		Figure 8	—	—	85	—	—	65	ns
$\overline{IOE}$ delay time 2	$t_{IOD2}$	Figure 6	—	—	85	—	—	60	ns
$\overline{IOE}$ delay time 3 (measured from $\overline{IIR}$ falling edge)	$t_{IOD3}$	Figure 7	540	—	—	340	—	—	ns

**AC Characteristics ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^\circ\text{C}$  unless otherwise noted) (cont)**

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
$\bar{INT}$ setup time (measured from $\phi$ falling edge)	$t_{INTS}$	Figure 7 Figure 13	80	—	—	40	—	—	ns
$\bar{INT}$ hold time (measured from $\phi$ falling edge)	$t_{INTH}$		70	—	—	40	—	—	ns
$\bar{NMI}$ pulse duration	$t_{NMIW}$		120	—	—	120	—	—	ns
BUSREQ setup time (measured from $\phi$ falling edge)	$t_{BRS}$	Figure 7	80	—	—	40	—	—	ns
BUSREQ hold time (measured from $\phi$ falling edge)	$t_{BRH}$		70	—	—	40	—	—	ns
BUSACK delay time 1	$t_{BAD1}$		—	—	100	—	—	95	ns
BUSACK delay time 2	$t_{BAD2}$		—	—	100	—	—	95	ns
Bus floating delay time	$t_{BZD}$		—	—	130	—	—	125	ns
$\bar{ME}$ pulse duration (high)	$t_{MEWH}$		200	—	—	110	—	—	ns
$\bar{ME}$ pulse duration (low)	$t_{MEWL}$		210	—	—	125	—	—	ns
Port data output delay time	$t_{PWD}$	Figure 13	—	—	110	—	—	90	ns
Port data input setup time	$t_{PDS}$	Figure 13	180	—	—	150	—	—	ns
Port data input hold time	$t_{PDH}$	Figure 13	60	—	—	40	—	—	ns
$\bar{REF}$ delay time 1	$t_{RFD1}$	Figure 7	—	—	110	—	—	90	ns
$\bar{REF}$ delay time 2	$t_{RFD2}$		—	—	110	—	—	90	ns
$\bar{HALT}$ delay time 1	$t_{HAD1}$	Figure 7	—	—	110	—	—	90	ns
$\bar{HALT}$ delay time 2	$t_{HAD2}$	Figure 12	—	—	110	—	—	90	ns
DREQ <i>i</i> setup time 1	$t_{DRQS}$	Figure 10	80	—	—	40	—	—	ns
DREQ <i>i</i> hold time 1	$t_{DRQH}$		70	—	—	40	—	—	ns
TEND <i>i</i> delay time 1	$t_{TED1}$		—	—	85	—	—	70	ns
TEND <i>i</i> delay time 2	$t_{TED2}$		—	—	85	—	—	70	ns



**AC Characteristics ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -20$  to  $+75^\circ\text{C}$  unless otherwise noted) (cont)**

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
Timer output delay time	$t_{TOD}$	Figure 11	—	—	300	—	—	300	ns
SCI input clock cycle (clocked synchronous mode)	$t_{scyc}$	Figure 17	40	—	—	40	—	—	$t_{cyc}$
SCI transmit data delay time (clocked synchronous mode)	$t_{TXD}$		—	—	200	—	—	200	ns
SCI receive data setup time (clocked synchronous mode)	$t_{SRX}$	Figure 17	260	—	—	260	—	—	ns
SCI receive data hold time (clocked synchronous mode)	$t_{HRX}$		100	—	—	100	—	—	ns
SCI input clock pulse duration	$t_{PWSCXH}$ $t_{PWSCXL}$	Figure 14	0.4*1	—	0.6*1	0.4*1	—	0.6*1	$t_{scyc}$
Timer 1 input clock pulse duration	$t_{PWTH}$ $t_{PWTL}$	Figure 15	8	—	—	8	—	—	$t_{cyc}$
RESET setup time	$t_{RES}$	Figure 15	120	—	—	120	—	—	ns
RESET hold time	$t_{REH}$		80	—	—	80	—	—	ns
RESET rise time	$t_{Rr}$		—	—	50*2	—	—	50*2	ms
RESET fall time	$t_{Rf}$		—	—	50*2	—	—	50*2	ms
Input pin rise time (other than RESET)	$t_{Ir}$	Figure 19	—	—	100*2	—	—	100*2	ns
Input pin fall time (other than RESET)	$t_{If}$		—	—	100*2	—	—	100*2	ns
ADT input pulse duration	$t_{PWADH}$ $t_{PWADL}$	Figure 15	8	—	—	8	—	—	$t_{cyc}$
STBY input delay duration	$t_{STBYD}$	Figure 6	0	—	—	0	—	—	ns
Oscillation stabilization time	$t_{osc}$	Figure 9	—	—	20	—	—	20	ms

- Notes: 1. Set so:  $(t_{PWSCXH}) + (t_{PWSCXL}) + (t_{IR}) + (t_{IF}) = t_{SCYC}$ .  
 2. If these rise and fall times are satisfied, but other specifications are not satisfied, adjust these rise and fall times to satisfy the other specifications.




Figure 6 CPU Timing (1)






Figure 7 CPU Timing (2)






Figure 8 CPU Timing (3)






Figure 9 CPU Timing (4)




Figure 10 DMA Control Signals




Figure 11 Timer Output




Figure 12 SLP Execution Cycle







Figure 13 Port I/O Timing



3

Figure 14 SCI Clock Input Timing




Figure 15 Timer 1 Input Pulse Duration





Figure 16  $\overline{ADT}$  Input Pulse Duration

Figure 17 SCI Clocked Synchronous Timing (direct phase)





Figure 18 Rise and Fall Times for External Clock Input Signal






**Figure 19** Rise and Fall Times for Input Signals (except EXTAL AND RESET)



**Figure 20** Bus Timing Test Load (TTL load)



**Figure 21** Reference Levels

## ■ Instruction Set Lists

The following explains the symbols used throughout the instruction set lists contained in this appendix.

### 1. Register Specification

The register specification symbols are: g, g', ww, xx, yy, and zz. The symbols g and g' represent 8-bit registers, while ww, xx, yy, and zz represent 16-bit registers, as shown below.

<b>g, g'</b>	<b>Reg.</b>	<b>ww</b>	<b>Reg.</b>	<b>xx</b>	<b>Reg.</b>	<b>yy</b>	<b>Reg.</b>	<b>zz</b>	<b>Reg.</b>
0 0 0	B	0 0	BC						
0 0 1	C	0 1	DE						
0 1 0	D	1 0	HL	1 0	IX	1 0	IY	1 0	HL
0 1 1	E	1 1	SP	1 1	SP	1 1	SP	1 1	AF
1 0 0	H								
1 0 1	L								
1 1 1	A								

Note: The letters "H" (high) and "L" (low) are appended to the 16-bit register symbols to indicate the upper 8 bits and lower 8 bits. For example: wwH, IXL.

### 2. Bit Specification

The symbol b in the bit operand of a bit manipulation instruction, specifies the bit location as shown below.

<b>b</b>	<b>Bit</b>
0 0 0	0
0 0 1	1
0 1 0	2
0 1 1	3
1 0 0	4
1 0 1	5
1 1 0	6
1 1 1	7



### 3. Condition Specification

The symbol f specifies the condition against which the result of an operation is compared to determine the next instruction to be executed, as shown below.

f	Condition	
0 0 0	NZ	non zero
0 0 1	Z	zero
0 1 0	NC	non carry
0 1 1	C	carry
1 0 0	PO	parity odd
1 0 1	PE	parity even
1 1 0	P	sign plus
1 1 1	M	sign minus

### 4. Restart Address

The symbol v specifies the restart address for a restart instruction, as shown below.

v	Address
0 0 0	00H
0 0 1	08H
0 1 0	10H
0 1 1	18H
1 0 0	20H
1 0 1	28H
1 1 0	30H
1 1 1	38H

3

### 5. Flags

The following symbols are used to denote changes in flags.

- : Flag not affected
- ×: Flag change undefined
- ↔: Flag affected according to operation result
- S: Flag set to 1
- R: Flag reset to 0
- P: Flag changes as a parity flag
- V: Flag changes as an overflow flag



## 6. Other Symbols

- ( )<sub>M</sub>: Parentheses contain memory address
- ( )<sub>I</sub>: Parentheses contain I/O address
- m or n: 8-bit value
- mn: 16-bit value
- r: r suffix indicates 8-bit register
- R: R suffix indicates 16-bit register
- b • ( )<sub>M</sub>: b-th bit of memory address in parentheses
- b • gr: b-th bit of general register gr
- d or j: Signed 8-bit displacement
- S: Source addressing mode
- D: Destination addressing mode
- : AND operation
- +: OR operation
- ⊕: XOR operation



## • Data Manipulation Instructions

### 1. Arithmetic and Logical Instructions (8-bit)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag						
			M	MED	EXT	NDX	REG	REGI	MP				7	6	4	2	1	0	
			S				S	S	D				S	Z	H	P/V	N	C	
ADD	ADD A, g	10 000 g	S				S	S	D	1	4	Ar + gr → Ar	†	†	†	V	R	†	
	ADD A, (HL)	10 000 110					S	S	D	1	6	Ar + (HL) <sub>M</sub> → Ar	†	†	†	V	R	†	
	ADD A, m	11 000 110		<m>			S	S	D	2	6	Ar + m → Ar							
	ADD A, (IX + d)	11 011 101		10 000 110			D		D	3	14	Ar + (IX + d) <sub>M</sub> → Ar	†	†	†	V	R	†	
		<d>					S		D	3	14	Ar + (IX + d) <sub>M</sub> → Ar							
	ADD A, (IY + d)	11 111 101		10 000 110			S		D	3	14	Ar + (IY + d) <sub>M</sub> → Ar	†	†	†	V	R	†	
ADC	ADC A, g	10 001 g	S				S	S	D	1	4	Ar + gr + c → Ar	†	†	†	V	R	†	
	ADC A, (HL)	10 001 110					S	S	D	1	6	Ar + (HL) <sub>M</sub> + c → Ar	†	†	†	V	R	†	
	ADC A, m	11 001 110		<m>			S	S	D	2	6	Ar + m + c → Ar	†	†	†	V	R	†	
	ADC A, (IX + d)	11 011 101		10 001 110			D		D	3	14	Ar + (IX + d) <sub>M</sub> + c → Ar	†	†	†	V	R	†	
		<d>					S		D	3	14	Ar + (IX + d) <sub>M</sub> + c → Ar							
	ADC A, (IY + d)	11 111 101		10 001 110			S		D	3	14	Ar + (IY + d) <sub>M</sub> + c → Ar	†	†	†	V	R	†	
AND	AND g	10 100 g	S				S	S	D	1	4	Ar·gr → Ar	†	†	S	P	R	R	
	AND (HL)	10 100 110					S	S	D	1	6	Ar·(HL) <sub>M</sub> → Ar	†	†	S	P	R	R	
	AND m	11 100 110		<m>			S	S	D	2	6	Ar·m → Ar	†	†	S	P	R	R	
	AND (IX + d)	11 011 101		10 100 110			D		D	3	14	Ar·(IX + d) <sub>M</sub> → Ar	†	†	S	P	R	R	
		<d>					S		D	3	14	Ar·(IX + d) <sub>M</sub> → Ar							
	AND (IY + d)	11 111 101		10 100 110			S		D	3	14	Ar·(IY + d) <sub>M</sub> → Ar	†	†	S	P	R	R	
Compare	CP g	10 111 g	S				S	S	D	1	4	Ar - gr	†	†	†	V	S	†	
	CP (HL)	10 111 110					S	S	D	1	6	Ar - (HL) <sub>M</sub>	†	†	†	V	S	†	
	CP m	11 111 110		<m>			S	S	D	2	6	Ar - m	†	†	†	V	S	†	

3



## 1. Arithmetic and Logical Instructions (8-bit) (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag								
			IMMED	EXT	IDX	REG	REGI	IMP	REL				7	6	4	2	1	0			
													S	Z	H	P/V	N	C			
Compare	CP (IX + d)	11 0111 101 10 1111 110 <d>			S			D		3	14	Ar - (IX + d) <sub>M</sub>	†	†	†	V	S	†			
	CP (IY + d)	11 1111 101 10 1111 110 <d>								3	14	Ar - (IY + d) <sub>M</sub>	†	†	†	V	S	†			
Complement	CPL	00 1011 111						S/D		1	3	Ar → Ar	—	—	S	—	S	—			
DEC	DEC g	00 g 101			S/D	S/D				1	4	gr - 1 → gr	†	†	†	V	S	—			
	DEC (HL)	00 1101 101								1	10	(HL) <sub>M</sub> - 1 → (HL) <sub>M</sub>	†	†	†	V	S	—			
	DEC (IX + d)	11 0111 101 00 1101 101 <d>								3	18	(IX + d) <sub>M</sub> - 1 → (IX + d) <sub>M</sub>	†	†	†	V	S	—			
	DEC (IY + d)	11 1111 101 00 1101 101 <d>								3	18	(IY + d) <sub>M</sub> - 1 → (IY + d) <sub>M</sub>	†	†	†	V	S	†			
INC	INC g	00 g 100			S/D	S/D				1	4	gr + 1 → gr	†	†	†	V	R	—			
	INC (HL)	00 1101 100								1	10	(HL) <sub>M</sub> + 1 → (HL) <sub>M</sub>	†	†	†	V	R	—			
	INC (IX + d)	11 0111 101 00 1101 100 <d>								3	18	(IX + d) <sub>M</sub> + 1 → (IX + d) <sub>M</sub>	†	†	†	V	R	—			
	INC (IY + d)	11 1111 101 00 1101 100 <d>								3	18	(IY + d) <sub>M</sub> + 1 → (IY + d) <sub>M</sub>	†	†	†	V	R	—			
MULT	MLT ww	11 1011 101 01 ww1100			S/D					2	17	wwHr × wwLr → ww	—	—	—	—	—	—			
NEGATE	NEG	11 1011 101 01 0001 100					S/D		2	6	0 - Ar → Ar	†	†	†	V	S	†				
OR	OR g	10 1101 g		S	S	D	D	1	4	Ar + gr → Ar	†	†	R	P	R	R					
	OR (HL)	10 1101 110																			
	OR m	11 1101 110 <m>																			
	OR (IX + d)	11 0111 101 10 1101 110 <d>																			
	OR (IY + d)	11 1111 101 10 1101 110 <d>																			



## 1. Arithmetic and Logical Instructions (8-bit) (cont)

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag								
			IMMED	EXT	IDX	REG	REGI	MP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
SUB	SUB g	10 010 g	S			S	S	D		1	4	Ar - gr → Ar	↑	↑	↑	V	S	↑		
	SUB (HL)	10 010 110				S	D	D		1	6	Ar - (HL) <sub>M</sub> → Ar	↑	↑	↑	V	S	↑		
	SUB m	11 010 110		<m>		S	D	D		2	6	Ar - m → Ar	↑	↑	↑	V	S	↑		
	SUB (IX + d)	11 011 101		10 010 110	<d>	S	D	D		3	14	Ar - (IX + d) <sub>M</sub> → Ar	↑	↑	↑	V	S	↑		
	SUB (IY + d)	11 111 101		10 010 110	<d>	S	D	D		3	14	Ar - (IY + d) <sub>M</sub> → Ar	↑	↑	↑	V	S	↑		
SUBC	SBC A, g	10 011 g	S			S	S	D		1	4	Ar - gr - c → Ar	↑	↑	↑	V	S	↑		
	SBC A, (HL)	10 011 110				S	D	D		1	6	Ar - (HL) <sub>M</sub> - c → Ar	↑	↑	↑	V	S	↑		
	SBC A, m	11 011 110		<m>		S	D	D		2	6	Ar - m - c → Ar	↑	↑	↑	V	S	↑		
	SBC A, (IX + d)	11 011 101		10 011 110	<d>	S	D	D		3	14	Ar - (IX + d) <sub>M</sub> - c → Ar	↑	↑	↑	V	S	↑		
	SBC A, (IY + d)	11 111 101		10 011 110	<d>	S	D	D		3	14	Ar - (IY + d) <sub>M</sub> - c → Ar	↑	↑	↑	V	S	↑		
TEST	TST g	11 101 101	S	00 g 100		S	S			2	7	Ar - gr	↑	↑	S	P	R	R		
	TST (HL)	11 101 101		00 110 100		S	S			2	10	Ar - (HL) <sub>M</sub>	↑	↑	S	P	R	R		
	TST m	11 101 101		01 100 100	<m>	S	S			3	9	Ar - m	↑	↑	S	P	R	R		
XOR	XOR g	10 101 g	S			S	S	D		1	4	Ar ⊕ gr → Ar	↑	↑	R	P	R	R		
	XOR (HL)	10 101 110				S	D	D		1	6	Ar ⊕ (HL) <sub>M</sub> → Ar	↑	↑	R	P	R	R		
	XOR m	11 101 110		<m>		S	D	D		2	6	Ar ⊕ m → Ar	↑	↑	R	P	R	R		
	XOR (IX + d)	11 011 101		10 101 110	<d>	S	D	D		3	14	Ar ⊕ (IX + d) <sub>M</sub> → Ar	↑	↑	R	P	R	R		
	XOR (IY + d)	11 111 101		10 101 110	<d>	S	D	D		3	14	Ar ⊕ (IY + d) <sub>M</sub> → Ar	↑	↑	R	P	R	R		

## 2. Rotate and Shift Instructions

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag							
			IMMED	EXT	INDX	REG	REGI	IMP				7	6	4	2	1	0		
Rotate and shift data	RLA	00 010 111					S/D	S/D	1	3		-- R -- R ↑							
	RL g	11 001 011					S/D	S/D	2	7		↑ ↓ R P R ↑							
		00 010 g																	
	RL (HL)	11 001 011				S/D	S/D	S/D	2	13									
		00 010 110																	
	RL (IX + d)	11 011 101				S/D	S/D	S/D	4	19									
		11 001 011																	
		<d>																	
		00 010 110																	
	RL (IY + d)	11 111 101				S/D	S/D	S/D	4	19									
		11 001 011																	
		<d>																	
		00 010 110																	
	RLCA	00 000 111					S/D	S/D	1	3			-- R -- R ↑						
	RLC g	11 001 011				S/D	S/D	S/D	2	7									
		00 000 g																	
	RLC (HL)	11 001 011				S/D	S/D	S/D	2	13									
		00 000 110																	
	RLC (IX + d)	11 011 101				S/D	S/D	S/D	4	19									
		11 001 011																	
		<d>																	
		00 000 110																	
	RLC (IY + d)	11 111 101				S/D	S/D	S/D	4	19			↑ ↓ R P R ↑						
		11 001 011																	
		<d>																	
		00 000 110																	
	RLD	11 101 101				S/D	S/D	S/D	2	16									
		01 101 111																	
	RRA	00 011 111					S/D	S/D	1	3			-- R -- R ↑						
	RR g	11 001 011				S/D	S/D	S/D	2	7									
		00 011 g																	
	RR (HL)	11 001 011				S/D	S/D	S/D	2	13									
		00 011 110																	
	RR (IX + d)	11 011 101				S/D	S/D	S/D	4	19									
		11 001 011																	
		<d>																	
		00 011 110																	
	RR (IY + d)	11 111 101				S/D	S/D	S/D	4	19									
		11 001 011																	
		<d>																	
		00 011 110																	
	RRCA	00 001 111				S/D	S/D	S/D	1	3			-- R -- R ↑						
	RRC g	11 001 011				S/D	S/D	S/D	2	7									
		00 001 g																	



## 2. Rotate and Shift Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag								
			N/MED	EXT	INDX	REG	REGI	IMP	REL				Flag								
													7	6	4	2	1	0			
Rotate and shift data	RRC (HL)	11 001 011 00 001 110				S/D				2	13		† † R P R †								
	RRC (IX + d)	11 011 101 11 001 011 <d> 00 001 110			S/D					4	19		† † R P R †								
	RRC (IY + d)	11 111 101 11 001 011 <d> 00 001 110			S/D					4	19		† † R P R †								
	RRD	11 101 101 01 100 111				S/D				2	16		† † R P R -								
	SLA g	11 001 011 00 100 g			S/D					2	7		† † R P R †								
	SLA (HL)	11 001 011 00 100 110			S/D					2	13		† † R P R †								
	SLA (IX + d)	11 011 101 11 001 011 <d> 00 100 110			S/D					4	19		† † R P R †								
	SLA (IY + d)	11 111 101 11 001 011 <d> 00 100 110			S/D					4	19		† † R P R †								
	SRA g	11 001 011 00 101 g			S/D					2	7		† † R P R †								
	SRA (HL)	11 001 011 00 101 110			S/D					2	13		† † R P R †								
	SRA (IX + d)	11 011 101 11 001 011 <d> 00 101 110			S/D					4	19		† † R P R †								
	SRA (IY + d)	11 111 101 11 001 011 <d> 00 101 110			S/D					4	19		† † R P R †								
	SRL g	11 001 011 00 111 g			S/D					2	7		† † R P R †								
	SRL (HL)	11 001 011 00 111 110			S/D					2	3		† † R P R †								
	SRL (IX + d)	11 011 101 11 001 011 <d> 00 111 110			S/D					4	19		† † R P R †								
	SRL (IY + d)	11 111 101 11 001 011 <d> 00 111 110			S/D					4	19		† † R P R †								

### 3. Bit Manipulation Instructions

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REGI	REGJ	IMP				7	6	4	2	1	0
			S/D									S	Z	H	P/V	N	C
Bit set	SET b, g	11 001 011 11 b g				S/D			2	7	1 → b·gr	—	—	—	—	—	—
	SET b, (HL)	11 001 011 11 b 110				S/D			2	13	1 → b·(HL) <sub>M</sub>	—	—	—	—	—	—
	SET b, (IX + d)	11 011 101 11 001 011 <d> 11 b 110		S/D					4	19	1 → b·(IX + d) <sub>M</sub>	—	—	—	—	—	—
	SET b, (IY + d)	11 111 101 11 001 011 <d> 11 b 110		S/D					4	19	1 → b·(IY + d) <sub>M</sub>	—	—	—	—	—	—
Bit reset	RES b, g	11 001 011 10 b g			S/D				2	7	0 → b·gr	—	—	—	—	—	—
	RES b, (HL)	11 001 011 10 b 110			S/D				2	13	0 → b·(HL) <sub>M</sub>	—	—	—	—	—	—
	RES b, (IX + d)	11 011 101 11 001 011 <d> 10 b 110		S/D					4	19	0 → b·(IX + d) <sub>M</sub>	—	—	—	—	—	—
	RES b, (IY + d)	11 111 101 11 001 011 <d> 10 b 110		S/D					4	19	0 → b·(IY + d) <sub>M</sub>	—	—	—	—	—	—
Bit test	BIT b, g	11 001 011 01 b g			S				2	6	b̄·gr → z	X	↑	S	X	R	—
	BIT b, (HL)	11 001 011 01 b 110			S				2	9	b̄·(HL) <sub>M</sub> → z	X	↑	S	X	R	—
	BIT b, (IX + d)	11 011 101 11 001 011 <d> 01 b 110		S					4	15	b̄·(IX + d) <sub>M</sub> → z	X	↑	S	X	R	—
	BIT b, (IY + d)	11 111 101 11 001 011 <d> 01 b 110		S					4	15	b̄·(IY + d) <sub>M</sub> → z	X	↑	S	X	R	—

#### 4. Arithmetic Instructions (16-bit)

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REGS	REGI	M				7	6	4	2	1	0	
						S	D					S	Z	H	P/V	N	C	
ADD	ADD HL, ww	00 ww1 001				S	D		1	7	$HL_R + WW_R \rightarrow HL_R$	—	X	—	R	↑	↓	
	ADD IX, xx	11 011 101				S	D		2	10	$IX_R + XX_R \rightarrow IX_R$	—	X	—	R	↑	↓	
	ADD IY, yy	00 xx1 001				S	D		2	10	$IY_R + YY_R \rightarrow IY_R$	—	X	—	R	↑	↓	
ADC	ADC HL, ww	11 101 101				S	D		2	10	$HL_R + WW_R + C \rightarrow HL_R$	↑	↑	X	V	R	↑	↓
DEC	DEC ww	00 ww1 011				S/D			1	4	$WW_R - 1 \rightarrow WW_R$	—	—	—	—	—	—	—
	DEC IX	11 011 101				S/D			2	7	$IX_R - 1 \rightarrow IX_R$	—	—	—	—	—	—	—
	DEC IY	00 101 011				S/D			2	7	$IY_R - 1 \rightarrow IY_R$	—	—	—	—	—	—	—
INC	INC ww	00 ww0 011				S/D			1	4	$WW_R + 1 \rightarrow WW_R$	—	—	—	—	—	—	—
	INC IX	11 011 101				S/D			2	7	$IX_R + 1 \rightarrow IX_R$	—	—	—	—	—	—	—
	INC IY	00 100 011				S/D			2	7	$IY_R + 1 \rightarrow IY_R$	—	—	—	—	—	—	—
SBC	SBC HL, ww	11 101 101				S	D		2	10	$HL_R - WW_R - C \rightarrow HL_R$	↑	↑	X	V	S	↑	↓

## • Data Transfer Instructions

### 1. 8-Bit Load

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0	
			S	Z	H	P/V	N	C											
Load 8-bit data	LD A, I	11 101 101								2	6	Ir → Ar	†	†	R	IEF <sub>2</sub>	R	—	
		01 010 111																	
	LD A, R	11 101 101																	
		01 011 111																	
	LD A, (BC)	00 001 010																	
		(BC) <sub>M</sub> → Ar (Note)																	
	LD A, (DE)	00 011 010																	
		(DE) <sub>M</sub> → Ar																	
	LD A, (mn)	00 111 010		S				D		1	6	(mn) <sub>M</sub> → Ar							
	<n>	3								12									
	LD I, A	11 101 101																	
		01 000 111																	
	LD R, A	11 101 101		D				S/D		2	6	Ar → Rr							
		01 001 111																	
	LD (BC), A	00 000 010																	
	LD (DE), A	00 010 010																	
	LD (mn), A	00 110 010																	
	<n>																		
	LD g, g'	01 g g'		S				S/D		1	4	gr' → gr							
	LD g, (HL)	01 g 110																	
	LD g, m	00 g 110																	
	<m>																		
	LD g, (IX + d)	11 011 101		S				D		3	14	(IX + d) <sub>M</sub> → gr							
		01 g 110																	
	LD g, (IY + d)	11 111 101																	
		01 g 110																	
	LD (HL), m	00 110 110																	
	<m>																		
	LD (IX + d), m	11 011 101		S				D		4	15	m → (IX + d) <sub>M</sub>							
		00 110 110																	
	LD (IY + d), m	11 111 101																	
		00 110 110																	
	<d>																		
	<m>																		

Note: Interrupts are not detected at the end of the LD A, I and LD A, R instructions.



## 1. 8-Bit Load (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0
Load 8-bit data	LD (HL), g	01 110 g				S	D			1	7	gr → (HL) <sub>M</sub>	—	—	—	—	—	—
	LD (IX + d), g	11 011 101 01 110 g <d>		D	S					3	15	gr → (IX + d) <sub>M</sub>	—	—	—	—	—	—
	LD (IY + d), g	11 111 101 01 110 g <d>		D	S					3	15	gr → (IY + d) <sub>M</sub>	—	—	—	—	—	—

## 2. 16-Bit Load

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0
Load 16-bit data	LD ww, mn	00 ww0 001 <n> <m>	S			D				3	9	mn → ww <sub>R</sub>	—	—	—	—	—	—
	LD IX, mn	11 011 101 00 100 001 <n> <m>	S				D			4	12	mn → IX <sub>R</sub>	—	—	—	—	—	—
	LD IY, mn	11 111 101 00 100 001 <n> <m>	S					D		4	12	mn → IY <sub>R</sub>	—	—	—	—	—	—
	LD SP, HL	11 111 001						S/D		1	4	HL <sub>R</sub> → SP <sub>R</sub>	—	—	—	—	—	—
	LD SP, IX	11 011 101 11 111 001						S/D		2	7	IX <sub>R</sub> → SP <sub>R</sub>	—	—	—	—	—	—
	LD SP, IY	11 111 101 11 111 001						S/D		2	7	IY <sub>R</sub> → SP <sub>R</sub>	—	—	—	—	—	—
	LD ww, (mn)	11 101 101 01 ww1 011 <n> <m>	S	D						4	18	(mn + 1) <sub>M</sub> → ww <sub>R</sub>	—	—	—	—	—	—
	LD HL, (mn)	00 101 010 <n> <m>	S			D				3	15	(mn + 1) <sub>M</sub> → H <sub>R</sub> (mn) <sub>M</sub> → L <sub>R</sub>	—	—	—	—	—	—

## 2. 16-Bit Load (cont)

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag					
			IMMED	EXT	INDEX	REG	REGI	IMP				7	6	4	2	1	0
			S			D						S	Z	H	P/V	N	C
Load 16-bit data	LD IX, (mn)	11 011 101 00 101 010 <n> <m>		S			D		4	18	$(mn + 1)_M \rightarrow IXHr$ $(mn)_M \rightarrow IXLr$	—	—	—	—	—	—
	LD IY, (mn)	11 111 101 00 101 010 <n> <m>		S			D		4	18	$(mn + 1)_M \rightarrow IYHr$ $(mn)_M \rightarrow IYLr$	—	—	—	—	—	—
	LD (mn), ww	11 101 101 01 ww0 011 <n> <m>	D		S				4	19	$wwHr \rightarrow (mn + 1)_M$ $wwLr \rightarrow (mn)_M$	—	—	—	—	—	—
	LD (mn), HL	00 100 010 <n> <m>	D			S		S	3	16	$Hr \rightarrow (mn + 1)_M$ $Lr \rightarrow (mn)_M$	—	—	—	—	—	—
	LD (mn), IX	11 011 101 00 100 010 <n> <m>	D			S		S	4	19	$IXHr \rightarrow (mn + 1)_M$ $IXLr \rightarrow (mn)_M$	—	—	—	—	—	—
	LD (mn), IY	11 111 101 00 100 010 <n> <m>	D			S		S	4	19	$IYHr \rightarrow (mn + 1)_M$ $IYLr \rightarrow (mn)_M$	—	—	—	—	—	—

## 3. Block Transfer

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IDX	REG	REGI	IMP	REL				7	6	4	2	1	0	S	Z
Block transfer search data	CPD	11 101 101 10 101 001						S	S	2	12	Ar - (HL) <sub>M</sub> $BC_R - 1 \rightarrow BC_R$ $HL_R - 1 \rightarrow HL_R$	*2	*1	‡	†	‡	‡	S	-
		11 101 101 10 111 001						S	S	2	14 12	$BC_R \neq 0$ Ar $\neq (HL)_M$ $BC_R = 0$ or Ar $= (HL)_M$ Q $\begin{cases} Ar - (HL)_R \\ BC_R - 1 \rightarrow BC_R \\ HL_R - 1 \rightarrow HL_R \end{cases}$ Repeat Q until Ar $= (HL)_M$ or $BC_R = 0$	‡	‡	‡	‡	‡	S	-	
	CPDR	11 101 101 10 111 001						S	S	2	12	$BC_R \neq 0$ Ar $\neq (HL)_M$ $BC_R = 0$ or Ar $= (HL)_M$ Q $\begin{cases} Ar - (HL)_R \\ BC_R - 1 \rightarrow BC_R \\ HL_R - 1 \rightarrow HL_R \end{cases}$ Repeat Q until Ar $= (HL)_M$ or $BC_R = 0$	*2	*1	‡	†	‡	‡	S	-
		11 101 101 10 100 001						S	S	2	12	$Ar - (HL)_M$ $BC_R - 1 \rightarrow BC_R$ $HL_R + 1 \rightarrow HL_R$	‡	‡	‡	‡	‡	S	-	
	CPI	11 101 101 10 100 001						S	S	2	14 12	$BC_R \neq 0$ Ar $\neq (HL)_M$ $BC_R = 0$ or Ar $= (HL)_M$ Q $\begin{cases} Ar - (HL)_M \\ BC_R - 1 \rightarrow BC_R \\ HL_R + 1 \rightarrow HL_R \end{cases}$ Repeat Q until Ar $= (HL)_M$ or $BC_R = 0$	‡	‡	‡	‡	‡	S	-	
		11 101 101 10 110 001						S	S	2	14 12	$BC_R \neq 0$ Ar $\neq (HL)_M$ $BC_R = 0$ or Ar $= (HL)_M$ Q $\begin{cases} Ar - (HL)_M \\ BC_R - 1 \rightarrow BC_R \\ HL_R + 1 \rightarrow HL_R \end{cases}$ Repeat Q until Ar $= (HL)_M$ or $BC_R = 0$	‡	‡	‡	‡	‡	S	-	
	LDD	11 101 101 10 101 000						S/D		2	12	$(HL)_M \rightarrow (DE)_M$ $BC_R - 1 \rightarrow BC_R$ $DE_R - 1 \rightarrow DE_R$ $HL_R - 1 \rightarrow HL_R$	--	R	‡	R	--			
		11 101 101 10 111 000						S/D		2	14 (BC <sub>R</sub> $\neq 0$ ) 12 (BC <sub>R</sub> = 0)	$(HL)_M \rightarrow (DE)_M$ Q $\begin{cases} BC_R - 1 \rightarrow BC_R \\ DE_R - 1 \rightarrow DE_R \\ HL_R - 1 \rightarrow HL_R \end{cases}$ Repeat Q until BC <sub>R</sub> = 0	--	R	R	R	--			
LDI	LDI	11 101 101 10 100 000						S/D		2	12	$(HL)_M \rightarrow (DE)_M$ $BC_R - 1 \rightarrow BC_R$ $DE_R + 1 \rightarrow DE_R$ $HL_R + 1 \rightarrow HL_R$	--	R	‡	R	--			
		11 101 101 10 110 000						S/D		2	14 (BC <sub>R</sub> $\neq 0$ ) 12 (BC <sub>R</sub> = 0)	$(HL)_M \rightarrow (DE)_M$ Q $\begin{cases} BC_R - 1 \rightarrow BC_R \\ DE_R + 1 \rightarrow DE_R \\ HL_R + 1 \rightarrow HL_R \end{cases}$ Repeat Q until BC <sub>R</sub> = 0	--	R	R	R	--			

Notes: 1. P/V = 0: BC<sub>R</sub> - 1 = 0  
P/V = 1: BC<sub>R</sub> - 1  $\neq$  0

2. Z = 1: Ar = (HL)<sub>M</sub>

Z = 0: Ar  $\neq$  (HL)<sub>M</sub>

## 4. Stack and Exchange

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag								
			IMMED	EXT	IDX	REG	REGI	IMP	REL				7	6	4	2	1	0			
													S	Z	H	P/V	N	C			
PUSH	PUSH zz	11 000 101				S		D		1	11	zzLr → (SP - 2) <sub>M</sub> zzHr → (SP - 1) <sub>M</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—			
	PUSH IX	11 011 101 11 100 101						S/D		2	14	IXLr → (SP - 2) <sub>M</sub> IXHr → (SP - 1) <sub>M</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—			
	PUSH IY	11 111 101 11 100 101						S/D		2	14	IYLr → (SP - 2) <sub>M</sub> IYHr → (SP - 1) <sub>M</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—			
POP	POP zz	11 000 001				D		S		1	9	(SP + 1) <sub>M</sub> → zzHr (Note) (SP) <sub>M</sub> → zzLr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—			
	POP IX	11 011 101 11 100 001						S/D		2	12	(SP + 1) <sub>M</sub> → IXHr (SP) <sub>M</sub> → IXr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—			
	POP IY	11 111 101 11 100 001						S/D		2	12	(SP + 1) <sub>M</sub> → IYHr (SP) <sub>M</sub> → IYLr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—			
Exchange	EX AF, AF'	00 001 000						S/D		1	4	AF <sub>R</sub> → AF' <sub>R</sub>	—	—	—	—	—	—			
	EX DE, HL	11 101 011						S/D		1	3	DE <sub>R</sub> - HL <sub>R</sub>	—	—	—	—	—	—			
	EXX	11 011 001						S/D		1	3	BC <sub>R</sub> - BC' <sub>R</sub> DE <sub>R</sub> - DE' <sub>R</sub> HL <sub>R</sub> - HL' <sub>R</sub>	—	—	—	—	—	—			
	EX (SP), HL	11 100 011						S/D		1	16	Hr - (SP + 1) <sub>M</sub> Lr - (SP) <sub>M</sub>	—	—	—	—	—	—			
	EX (SP), IX	11 011 101 11 100 011						S/D		2	19	IXHr - (SP + 1) <sub>M</sub> IXLr - (SP) <sub>M</sub>	—	—	—	—	—	—			
	EX (SP), IY	11 111 101 11 100 011						S/D		2	19	IYHr - (SP + 1) <sub>M</sub> IYLr - (SP) <sub>M</sub>	—	—	—	—	—	—			

Note: POP AF writes stack contents to flag.



- Program Control Instructions

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			MNED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0
Call	CALL mn	11 001 101 <n> <m>	D							3	16	PCH <sub>R</sub> → (SP - 1) <sub>M</sub> PCL <sub>R</sub> → (SP - 2) <sub>M</sub> mn → PC <sub>R</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub> continue: f is false	—	—	—	—	—	—
	CALL f, mn	11 f 100 <n> <m>	D							3	6 (f: false) 16 (f: true)	CALL mn: f is true	—	—	—	—	—	—
Jump	DJNZ j	00 010 000 <—2>						D	2	9 (Br ≠ 0) 2 7 (Br = 0)	Br - 1 → Br continue: Br = 0 PC <sub>R</sub> + j → PC <sub>R</sub> ; Br ≠ 0	—	—	—	—	—	—	
	JP f, mn	11 f 010 <n> <m>	D						3	6 (f: false) 3 9 (f: true)	mn → PC <sub>R</sub> ; f is true continue: f is false	—	—	—	—	—	—	
	JP mn	11 000 011 <n> <m>	D						3	9	mn → PC <sub>R</sub>	—	—	—	—	—	—	
	JP (HL)	11 101 001				D			1	3	HL <sub>R</sub> → PC <sub>R</sub>	—	—	—	—	—	—	
	JP (IX)	11 011 101 11 101 001				D			2	6	IX <sub>R</sub> → PC <sub>R</sub>	—	—	—	—	—	—	
	JP (IY)	11 111 101 11 101 001				D			2	6	IY <sub>R</sub> → PC <sub>R</sub>	—	—	—	—	—	—	
	JR j	00 011 000 <—2>				D			2	8	PC <sub>R</sub> + j → PC <sub>V</sub>	—	—	—	—	—	—	
	JR C, j	00 111 000 <—2>				D			2	6 8	continue: C = 0 PC <sub>R</sub> + j → PC <sub>R</sub> ; C = 1	—	—	—	—	—	—	
	JR NC, j	00 110 000 <—2>				D			2	6 8	continue: C = 1 PC <sub>R</sub> + j → PC <sub>R</sub> ; C = 0	—	—	—	—	—	—	
	JR Z, j	00 101 000 <—2>				D			2	6 8	continue: Z = 0 PC <sub>R</sub> + j → PC <sub>R</sub> ; Z = 1	—	—	—	—	—	—	
	JR NZ, j	00 100 000 <—2>				D			2	6 8	continue: Z = 1 PC <sub>R</sub> + j → PC <sub>R</sub> ; Z = 0	—	—	—	—	—	—	
Return	RET	11 001 001					D		1	9	(SP) <sub>M</sub> → PCL <sub>R</sub> (SP + 1) <sub>M</sub> → PCH <sub>R</sub> SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—	
	RET f	11 f 000					D		1 1	5 (f: false) 10 (f: true)	continue: f is false RET: f is true	—	—	—	—	—	—	
	RETI	11 101 101 01 001 101				D			2	22 (Z) 12 (R1)	(SP) <sub>M</sub> → PCL <sub>R</sub> (SP + 1) <sub>M</sub> → PCH <sub>R</sub> SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—	

- Program Control Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IDX	REG	REGI	IMP	REL				7	6	4	2	1	0
			S	Z	H	P/V	N											
Return	RETN	11 101 101 01 000 101						D		2	12	(SP) <sub>M</sub> → PCL <sub>r</sub> (SP + 1) <sub>M</sub> → PCHR SP <sub>R</sub> + 2 → SP <sub>R</sub> IEF2 → IEF1	—	—	—	—	—	—
Restart	RST v	11 v 111						D		1	11	PCHR → (SP - 1) <sub>M</sub> PCL <sub>r</sub> → (SP - 2) <sub>M</sub> 0 → PCHR v → PCL <sub>r</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—

- I/O Instructions

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IDX	REG	REGI	IMP	REL				7	6	4	2	1	0
			S	Z	H	P/V	N											
Input	IN A, (m) <m>	11 011 011 <m>						D	S	2	9	(Am) <sub>I</sub> → Ar m → A <sub>0</sub> to A <sub>7</sub> Ar → A <sub>6</sub> to A <sub>15</sub>	—	—	—	—	—	—
	IN g, (C)	11 101 101 01 g 000				D			S	2	9	(BC) <sub>I</sub> → gr g = 110: only the flags will change. Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	†	†	R	P	R	—
	IN0 g, (m)	11 101 101 00 g 000 <m>				D			S	3	12	(00m) <sub>I</sub> → gr g = 110: only the flags will change. m → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	†	†	R	P	R	—
	IND	11 101 101 10 101 010					D		S	2	12	(BC) <sub>I</sub> → (HL) <sub>M</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Br - 1 → Br Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	†	X	X	†	X

Notes: 1. Z = 1: Br - 1 = 0

Z = 0: Br - 1 ≠ 0

2. N = 1: MSB of data = 1

N = 0: MSB of data = 0



- I/O Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			MNED	EXT	INDX	REG	REG	IMP	REL				7	6	4	2	1	0
			S	Z	H	P/V	N	C					S	Z	H	P/V	N	C
Input	INDR	11 101 101 10 111 010				D		S	2	14 (Br ≠ 0) 12 (Br = 0)		(BC) <sub>I</sub> → (HL) <sub>M</sub> Q HL <sub>R</sub> - 1 → HL <sub>R</sub> Br - 1 → Br Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	S	X	X	†	X
	INI	11 101 101 10 100 010				D		S	2	12		(BC) <sub>I</sub> → (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br - 1 → Br Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	†	X	X	†	X
	INIR	11 101 101 10 110 010				D		S	2	14 (Br ≠ 0) 12 (Br = 0)		(BC) <sub>I</sub> → (HL) <sub>M</sub> Q HL <sub>R</sub> + 1 → HL <sub>R</sub> Br - 1 → Br Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	S	X	X	†	X
Output	OUT (m), A	11 010 011 <m>				S	D	2	10			Ar → (Am) <sub>I</sub> m → A <sub>0</sub> to A <sub>7</sub> Ar → A <sub>6</sub> to A <sub>15</sub>	—	—	—	—	—	—
	OUT (C), g	11 101 101 01 g 001			S		D	2	10			gr → (BC) <sub>I</sub> Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	—	—	—	—	—	—
	OUT0 (m), g	11 101 101 00 g 001 <m>			S		D	3	13			gr → (00m) <sub>I</sub> m → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	—	—	—	—	—	—
	OTDM	11 101 101 10 001 011			S		D	2	14			(HL) <sub>M</sub> → (00C) <sub>I</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Cr - 1 → Cr Br - 1 → Br Cr → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	†	†	†	P	†	†
	OTDMR	11 101 101 10 011 011			S		D	2	16 (Br ≠ 0) 14 (Br = 0)			(HL) <sub>M</sub> → (00C) <sub>I</sub> Q HL <sub>R</sub> - 1 → HL <sub>R</sub> Cr - 1 → Cr Br - 1 → Br Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	R	S	R	S	†	R

Notes: 1. Z = 1; Br - 1 = 0

Z = 0; Br - 1 ≠ 0

2. N = 1: MSB of data = 1

N = 0: MSB of data = 0

- I/O Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag								
			IMMED	EXT	IDX	REG	REGI	IMP	REL				7	6	4	2	1	0			
													S	Z	H	P/V	N	C			
Output	OTDR	11 101 101 10 111 011					S		D	2	14 (Br ≠ 0) 12 (Br = 0)	$(HL)_M \rightarrow (BC)_I$ $Q \quad HL_R - 1 \rightarrow HL_R$ $Br - 1 \rightarrow Br$ Repeat Q until $Br = 0$ $Cr \rightarrow A_0$ to $A_7$ $Br \rightarrow A_6$ to $A_{15}$ $(HL)_M \rightarrow (BC)_I$ $HL_R + 1 \rightarrow HL_R$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_0$ to $A_7$ $Br \rightarrow A_6$ to $A_{15}$	X S X X ↑ X								
	OUTI	11 101 101 10 100 011					S		D	2	12	$(HL)_M \rightarrow (BC)_I$ $HL_R + 1 \rightarrow HL_R$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_0$ to $A_7$ $Br \rightarrow A_6$ to $A_{15}$	X ↑ X X ↑ X								
	OTIR	11 101 101 10 110 011					S		D	2	14 (Br ≠ 0) 12 (Br = 0)	$(HL)_M \rightarrow (BC)_I$ $Q \quad HL_R + 1 \rightarrow HL_R$ $Br - 1 \rightarrow Br$ Repeat Q until $Br = 0$ $Cr \rightarrow A_0$ to $A_7$ $Br \rightarrow A_6$ to $A_{15}$	X S X X ↑ X								
	TSTIO m	11 101 101 01 110 100 <m>	S					S		3	12	$(00C)_I:m$ $Cr \rightarrow A_0$ to $A_7$ $00 \rightarrow A_6$ to $A_{15}$	↑ ↑ S P R R								
	OTIM	11 101 101 10 000 011					S		D	2	14	$(HL)_M \rightarrow (00C)_I$ $HL_R + 1 \rightarrow HL_R$ $Cr + 1 \rightarrow Cr$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_0$ to $A_7$ $00 \rightarrow A_6$ to $A_{15}$	↑ ↑ ↑ P ↑ ↑								
	OTIMR	11 101 101 10 010 011					S		D	2	16 (Br ≠ 0) 14 (Br = 0)	$(HL)_M \rightarrow (00C)_I$ $Q \quad HL_R + 1 \rightarrow HL_R$ $Cr + 1 \rightarrow Cr$ $Br - 1 \rightarrow Br$ Repeat Q until $Br = 0$ $Cr \rightarrow A_0$ to $A_7$ $00 \rightarrow A_6$ to $A_{15}$	R S R S ↑ R								
	OUTD	11 101 101 10 101 011					S		D	2	12	$(HL)_M \rightarrow (BC)_I$ $HL_R - 1 \rightarrow HL_R$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_0$ to $A_7$ $Br \rightarrow A_6$ to $A_{15}$	X ↑ X X ↑ X								

Notes: 1. Z = 1: Br - 1 = 0

Z = 0: Br - 1 ≠ 0

2. N = 1: MSB of data = 1

N = 0: MSB of data = 0



- Special Control Instructions

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			M	I	E	X	D	R	G				7	6	4	2	1	0
			S	Z	H	P/V	N	C										
Special function	DAA	00 100 111							S/D	1	4	Decimal adjust accumulator	↑	↑	↑	P	—	↑
Carry control	CCF	00 111 111								1	3	$\bar{C} \rightarrow C$	—	—	R	—	R	↑
	SCF	00 110 111								1	3	$1 \rightarrow C$	—	—	R	—	R	S
CPU control	DI	11 110 011								1	3	$0 \rightarrow IEF_1, 0 \rightarrow IEF_2$ (Note)	—	—	—	—	—	—
	EI	11 111 011								1	3	$1 \rightarrow IEF_1, 1 \rightarrow IEF_2$ (Note)	—	—	—	—	—	—
	HALT	01 110 110								1	3	CPU halted	—	—	—	—	—	—
	IM 0	11 101 101 01 000 110								2	6	Interrupt mode 0	—	—	—	—	—	—
	IM 1	11 101 101 01 010 110								2	6	Interrupt mode 1	—	—	—	—	—	—
	IM 2	11 101 101 01 011 110								2	6	Interrupt mode 2	—	—	—	—	—	—
	NOP	00 000 000								1	3	No operation	—	—	—	—	—	—
	SLP	11 101 101 01 110 110								2	8	Sleep	—	—	—	—	—	—

Note: Interrupts are not detected at the end of the DI or EI instruction.

## ■ Alphabetical Instruction List

Mnemonics	Bytes	Machine Cycles	States
ADC A, m	2	2	6
ADC A, g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX + d)	3	6	14
ADC A, (IY + d)	3	6	14
ADC HL, ww	2	6	10
ADD A, m	2	2	6
ADD A, g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX + d)	3	6	14
ADD A, (IY + d)	3	6	14
ADD HL, ww	1	5	7
ADD IX, xx	2	6	10
ADD IY, yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX + d)	3	6	14
AND (IY + d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX + d)	4	5	15
BIT b, (IY + d)	4	5	15
BIT b, g	2	2	6
CALL f, mn	3	2	6 (If condition is false)
	3	6	16 (If condition is true)
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14 (If BC <sub>R</sub> ≠ 0 and Ar ≠ (HL) <sub>M</sub> )
	2	6	12 (If BC <sub>R</sub> = 0 or Ar = (HL) <sub>M</sub> )



Mnemonics	Bytes	Machine Cycles	States
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14 (If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12 (If $BC_R = 0$ or $Ar = (HL)_M$ )
CP (IX + d)	3	6	14
CP (IY + d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX + d)	3	8	18
DEC (IY + d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3
DJNZ j	2	5	9 (If $Br \neq 0$ )
	2	3	7 (If $Br = 0$ )
EI	1	1	3
EX AF, AF'	1	2	4
EX DE, HL	1	1	3
EX (SP), HL	1	6	16
EX (SP), IX	2	7	19
EX (SP), IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6

3



Mnemonics	Bytes	Machine Cycles	States
INC g	1	2	4
INC (HL)	1	4	10
INC (IX + d)	3	8	18
INC (IY + d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br ≠ 0)
INIR	2	4	12 (If Br = 0)
IND	2	4	12
INDR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
IN0 g, (m)	3	4	12
JP f, mn	3	2	6 (If f is false)
	3	3	9 (If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mm	3	3	9
JR j	2	4	8
JR C, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR NC, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR Z, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR NZ, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6



Mnemonics	Bytes	Machine Cycles	States
LD A, I	2	2	6
LD A, (mm)	3	4	12
LD A, R	2	2	6
LD (BC), A	1	3	7
LDD	2	4	12
LD (DE), A	1	3	7
LD ww, mn	3	3	9
LD ww, (mn)	4	6	18
LDDR	2	6	14 (If BC <sub>R</sub> ≠ 0)
	2	4	12 (If BC <sub>R</sub> = 0)
LD (HL), m	2	3	9
LD HL, (mn)	3	5	15
LD (HL), g	1	3	7
LDI	2	4	12
LDI, A	2	2	6
LDIR	2	6	14 (If BC <sub>R</sub> ≠ 0)
	2	4	12 (If BC <sub>R</sub> = 0)
LD IX, mn	4	4	12
LD IX, (mn)	4	6	18
LD (IX + d), m	4	5	15
LD (IX + d), g	3	7	15
LD IY, mn	4	4	12
LD IY, (mn)	4	6	18
LD (IY + d), m	4	5	15
LD (IY + d), g	3	7	15
LD (mn), A	3	5	13
LD (mn), ww	4	7	19
LD (mn), HL	3	6	16
LD (mn), IX	4	7	19
LD (mn), IY	4	7	19
LD R, A	2	2	6
LD g, (HL)	1	2	6

Mnemonics	Bytes	Machine Cycles	States
LD g, (IX + d)	3	6	14
LD g, (IY + d)	3	6	14
LD g, m	2	2	6
LD g, g'	1	2	4
LD SP, HL	1	2	4
LD SP, IX	2	3	7
LD SP, IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX + d)	3	6	14
OR (IY + d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
OTDMR	2	8	16 (If Br ≠ 0)
	2	6	14 (If Br = 0)
OTDR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
OTIM	2	6	14
OTIMR	2	8	16 (If Br ≠ 0)
	2	6	14 (If Br = 0)
OTIR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m), A	2	4	10
OUT (C), g	2	4	10
OUT0 (m), g	3	5	13
POP IX	2	4	12
POP IY	2	4	12



Mnemonics	Bytes	Machine Cycles	States
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b, (HL)	2	5	13
RES b, (IX + d)	4	7	19
RES b, (IY + d)	4	7	19
RES b, g	2	3	7
RET	1	3	9
RET f	1	3	5 (If condition is false)
	1	4	10 (If condition is true)
RETI	2	10 (Z) 4 (R1)	22 (Z) 12 (R1)
RETN	2	4	12
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX + d)	4	7	19
RLC (IY + d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX + d)	4	7	19
RL (IY + d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX + d)	4	7	19
RRC (IY + d)	4	7	19
RRC g	2	3	7

Mnemonics	Bytes	Machine Cycles	States
RRD	2	8	16
RR (HL)	2	5	13
RR (IX + d)	4	7	19
RR (IY + d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX + d)	3	6	14
SBC A, (IY + d)	3	6	14
SBC A, m	2	2	6
SBC A, g	1	2	4
SBC HL, ww	2	6	10
SCF	1	1	3
SET b, (HL)	2	5	13
SET b, (IX + d)	4	7	19
SET b, (IY + d)	4	7	19
SET b, g	2	3	7
SLA (HL)	2	5	13
SLA (IX + d)	4	7	19
SLA (IY + d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX + d)	4	7	19
SRA (IY + d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX + d)	4	7	19
SRL (IY + d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6



Mnemonics	Bytes	Machine Cycles	States
SUB (IX + d)	3	6	14
SUB (IY + d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX + d)	3	6	14
XOR (IY + d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

Op Code Map

Table 3 Op Code Map (1)

First op code  
Instruction fo

WW (LO = ALL)				g (LO = 0 to 7)			
BC	DE	HL	SP	B	D	H	(HL)
H	0000	0001	0010	0011	0100	0101	0110
LO	0	1	2	3	4	5	6
B	0000	0	NOP	DJNZ, JR NZ, JR NC,			
C	0001	1		LD WW, mn			
D	0010	2	LD (WW), A	LD (mn), D (mn)			
				, HL	A		
E	0011	3		INC WW		LD g, s	
H	0100	4	INC g		* 1		
L	0101	5	DEC g		* 1		
(HL)	0110	6	LD g, m		* 1	Note 2	HALT
A	0111	7	RLCA, RLA	DAA, SCF			
B	1000	8	EXAF, AF, JRI	JR Z, JR C, j			
C	1001	9		ADD HL, WW			
D	1010	A	LDA, (WW)	LD HL, LDA, (mn)			
				(mn)	(mn)		
E	1011	B		DEC WW		LD g, s	
H	1100	C		INC g			
L	1101	D		DEC g			
(HL)	1110	E		LD g, m		* 2	
A	1111	F	RRCA, RRA	CPL, CCF			
			0	1	2	3	4
			C	E	L	A	C
						E	L
						A	



- Notes:**
1. g is replaced by (HL).
  2. s is replaced by (HL).
  3. Appending DD to the beginning of an op code (DD XX) in an instruction that has HL or (HL) in its operand produces the same operation as the original format with the following replacements:

HL replaced by IX

(HL) replaced by (IX + d)

Example:

22H ; LD (mn), HL → DDH 22H ; LD (mn), IX

Similarly, appending FD to the beginning of an op code (FD XX) in an instruction that has HL or (HL) in its operand produces the same operation as the original format with the following replacements:

HL replaced by IY

(HL) replaced by (IY + d)

Example:

34H ; INC (HL) → FDH 34H ; INC (IY + d)

An exception is the JP (HL) instruction (E9H). Appending DDH or FDH to the beginning replaces (HL) with (IX) or (IY). If DDH or FDH is appended to the EX DE, HL instruction (EBH), an undefined instruction results, without replacement of HL.



**Table 4 Op Code Map (2)**

Second op code

Instruction format: CB XX

**Table 4 Op Code Map (2)**

		b (LO = 0 to 7)											
		0	2	4	6	0	2	4	6	0	2	4	6
LO	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011
B	0000	0											
C	0001	1											
D	0010	2											
E	0011	3											
H	0100	4	RLC g	RL g	SLA g								
L	0101	5											
(HL)	0110	6	*1	*1	*1								
A	0111	7											
B	1000	8											
C	1001	9											
D	1010	A											
E	1011	B											
H	1100	C	RRC g	RR g	SRA g	SRL g							
L	1101	D											
(HL)	1110	E	Note	Note	Note	Note							
A	1111	F											
		0	1	2	3	4	5	6	7	8	9	A	F
												B	
												C	
												D	
												E	
												F	
b (LO = 8 to F)													

**Note:** If DDH is appended to the beginning of the op code, the instruction is executed by the op code DD CB d XX, replacing (HL) with (IX + d). Similarly, if FDH is appended to the beginning of the op code, the instruction is executed by the op code FD CB d XX, replacing (HL) with (IY + d).



**Table 5 Op Code Map (3)**

Second op code

Instruction format: ED XX

		WW (LO = ALL)				g (LO = 0 to 7)				g (LO = 8 to F)					
		BC	DE	HL	SP	B	D	H	B	D	H	B	D	E	F
HI	0000	00010	00110	00111	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1111
LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E
		INQ g,(m)				INQ,(C)						LDI	LDIR		0
	0000	0				OUT(C),g						CPI	CPIR		1
	0001	1	OUT0(m),g			SBC HL,WW						INI	INR		2
	0010	2				LD (mn),WW			OTIM	OTIMR	OUTI	OTIR			3
	0011	3				TST(HL)	NEG		TSTM	TSTOM					4
	0100	4	TST g						RET						5
	0101	5				IM 0	IM 1		SLP						6
	0110	6				LDI,A	LD,A,I	RRD				LDI	DDR		7
	0111	7				INQ g,(m)						CPD	CPDR		8
	1000	8	INQ g,(m)			OUT(C),g						IND	INDR		9
	1001	9	OUT0(m),g			ADC HL,WW						OTDM	OTDMR	OUTD	OTDR
	1010	A				LD WW,(mn)			MLT WW						
	1011	B				TST g			RET						
	1100	C							IM 2						
	1101	D							DR,ADA,R	RLD					
	1110	E													
	1111	F				0	1	2	3	4	5	6	7	8	9
			C	E	L	A	C	E	L	A					

## ■ Bus Cycle Conditions

A hyphen in the Address column indicates that address output is undefined. A "Z" in the Data column indicates that the data pin is at high impedance.

Instruction	Machine			Data	Control						
	Cycle	States	Address		RD	WR	ME	IOE	LIR	HALT	ST
ADD HL, ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTiTITi	—	Z	1	1	1	1	1	1	1
ADD IX, ww ADD IY, yy	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>6</sub>	TiTiTITi	—	Z	1	1	1	1	1	1	1
ADC HL, ww SBC HL, ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>6</sub>	TiTiTITi	—	Z	1	1	1	1	1	1	1
ADD A, g ADC A, g SUB g SBC A, g AND g OR g XOR g CP g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	2nd op-code	0	1	0	1	1	1	1
	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	2nd op-code	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
ADD A, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
ADC A, (HL)											
SUB (HL)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
SBC A, (HL)											
AND (HL)											
OR (HL)											
XOR (HL)											
CP (HL)											
ADD A, (IX + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
ADD A, (IY + d)											
ADC A, (IX + d)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
ADC A, (IY + d)											
SUB (IX + d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
SUB (IY + d)											
SBC A, (IX + d)											
SBC A, (IY + d)											
AND (IX + d)	MC <sub>4</sub> to MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	—	Z	1	1	1	1	1	1	1
AND (IY + d)											
OR (IX + d)	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d	Data	0	1	0	1	1	1	1
OR (IY + d)			IY + d								
XOR (IX + d)											
XOR (IY + d)											
CP (IX + d)											
CP (IY + d)											
BIT b, g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle			Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	States											
BIT b, (IX + d) BIT b, (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code		0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code		0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d		0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code address	3rd op-code		0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data		0	1	0	1	1	1	1
CALL mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code		0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n		0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m		0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	—	Z		1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH		1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL		1	0	0	1	1	1	1
CALL f, mn (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code		0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n		0	1	0	1	1	1	1
CALL f, mn (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code		0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n		0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m		0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	—	Z		1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH		1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL		1	0	0	1	1	1	1



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
CCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
CPI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
CPD	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
CPIR	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
CPDR	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
(If BCR ≠ 0 and Ar ≠ (HL) <sub>M</sub> )	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>8</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
CPIR	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
CPDR	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
(If BCR = 0 or Ar = (HL) <sub>M</sub> )	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
CPL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
DAA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
DI>Note	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0

Note: Interrupts are not detected at the end of the DI instruction.

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
DJNZ j (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub> * <sup>1</sup>	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j - 2	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>5</sub>	T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
DJNZ j (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub> * <sup>1</sup>	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j - 2	0	1	0	1	1	1	1
EI* <sup>2</sup>	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
EX (SP), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	H	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	L	1	0	0	1	1	1	1

- Notes:
1. Immediately after this state, DMA, refresh, and bus release cannot be executed. Any such requests are ignored.
  2. Interrupts are not detected at the end of the EI instruction.



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
EX (SP), IX EX (SP), IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	—	—	Next op-code address	Next op-code	0	1	0	1	0	0	0
IM 0	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
IM 1	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
IM 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
INC g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
DEC g	MC <sub>2</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
INC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
DEC (HL)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
MC <sub>3</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1	1
MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	1	1	1	1	1	1	1
INC (IX + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
INC (IY + d)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
DEC (IX + d)	MC <sub>1</sub>	T <sub>1</sub>	1st operand address	d	0	1	0	1	1	1	1
DEC (IY + d)	MC <sub>2</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1

<b>Instruction</b>	<b>Machine</b>										
	<b>Cycle</b>	<b>States</b>	<b>Address</b>	<b>Data</b>	<b>RD</b>	<b>WR</b>	<b>ME</b>	<b>IOE</b>	<b>LIR</b>	<b>HALT</b>	<b>ST</b>
INC (IX + d)	MC <sub>4</sub> to MC <sub>5</sub>	T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
INC (IY + d)											
DEC (IX + d)	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
DEC (IY + d)											
	MC <sub>7</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1
INC ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
DEC ww	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
INC IX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
INC IY											
DEC IX	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
INC IY											
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
IN A, (m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> –A <sub>7</sub> A to A <sub>8</sub> –A <sub>15</sub>	Data	0	1	1	0	1	1	1
IN g, (C)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
IN0 g, (m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> –A <sub>7</sub> 00H to A <sub>8</sub> –A <sub>15</sub>	Data	0	1	1	0	1	1	1



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
INI IND	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
INIR INDR (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
	MC <sub>5</sub> to MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
INIR INDR (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
JP mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
JP f, mn (If f is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
JP f, mn (If is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	1	1	1	1	1
JP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
JR j	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> to MC <sub>4</sub>	TiTi	—	Z	1	1	1	1	1	1	1
JR C, j JR NC, j JR Z, j JR NZ, j (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
JR C, j JR NC, j JR Z, j JR NZ, j (If condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> to MC <sub>4</sub>	TiTi	—	Z	1	1	1	1	1	1	1
LD g, g'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
LD g, m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
LD g, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD g, (IX + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
LD g, (IY + d)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>5</sub>	T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
LD (HL), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	g	1	0	0	1	1	1	1
LD (IX + d), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
LD (IY + d), g	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	g	1	0	0	1	1	1	1
LD (HL), m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
LD (IX + d), m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
LD (IY + d), m	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1

Instruction	Machine Cycle			Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD A, (BC) LD A, (DE)	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	BC DE	Data	0	1	0	1	1	1
LD A, (mn)	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	mn	Data	1	1	1	1	1	1
LD (BC), A LD (DE), A	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>i</sub>	—	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	BC DE	A	1	0	0	1	1	1
LD (mn), A	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	m	0	1	0	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	mn	A	1	0	0	1	1	1
LD A, I <sup>Note</sup> LD A, R <sup>Note</sup>	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
LD I, A LD R, A	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1
LD ww, mn	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	m	0	1	0	1	1	1

Note: Interrupts are not detected at the end of the LD A, I or LD A, R instruction.



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD IX, mn LD IY, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	Data	0	1	0	1	1	1	1
LD ww, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	Data	0	1	0	1	1	1	1
LD IX, (mn) LD IY, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD (mn), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	L	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	H	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	—	—	—	—	—	—	—	—	—
LD (mn), ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	wwL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	wwH	1	0	0	1	1	1	1
LD (mn), IX LD (mn), IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	IXL IYL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	IXH IYH	1	0	0	1	1	1	1



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD SP, HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	0	1	1
LD SP, IX LD SP, IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
LDI LDD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
LDIR LDDR (If BCR ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
	MC <sub>5</sub> to MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
LDIR LDDR (If BCR = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
MLT ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>13</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
NEG	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
NOP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
OUT (m), A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
OUT (C), g	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> A to A <sub>8</sub> -A <sub>15</sub>	A	1	0	1	0	1	1	1
OUT0 (m), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
OUT0 (m), g	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	g	1	0	1	0	1	1	1
OUT0 (m), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
OUT0 (m), g	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
OUT0 (m), g	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	g	1	0	1	0	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
OTIM OTDM	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub> to MC <sub>8</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub> to MC <sub>8</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1

<b>Instruction</b>	<b>Machine</b>										
	<b>Cycle</b>	<b>States</b>	<b>Address</b>	<b>Data</b>	<b>RD</b>	<b>WR</b>	<b>ME</b>	<b>IOE</b>	<b>LIR</b>	<b>HALT</b>	<b>ST</b>
OUTI OUTD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
OTIR OTDR (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
	MC <sub>5</sub> to MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>										
OTIR OTDR (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
	MC <sub>5</sub>										
POP zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle			States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
PUSH zz	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	Ti	Ti	—	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	zzH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	zzL	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	IXL IYL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>4</sub>	Ti	Ti	—	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	IXL IYL	1	0	0	1	1	1	1
RET	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP + 2	Data	0	1	0	1	1	1	1
RET f (If condition is false)	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	Ti	Ti	—	—	Z	1	1	1	1	1	1	1
RET f (If condition is true)	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	—	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	$\overline{RD}$	$\overline{WR}$	ME	IOE	LIR	HALT	ST
RETI (R1) RETN	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
RETI (Z)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	1	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	1	1	1
	MC <sub>3</sub> to MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	1
	MC <sub>7</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>9</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>10</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
	RLCA RLA RRCA RRA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	RLC g RL g RRC g RR g SLA g SRA g SRL g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	—	Z	1	1	1	1	1	1	1

Note: Upper value is LIR status when LIRE = 1. Lower value is LIR status when LIRE = 0.



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
RLC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
RL (HL)											
RRC (HL)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
RR (HL)											
SLA (HL)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
SRA (HL)											
SRL (HL)	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
RLC (IX + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
RLC (IY + d)											
RL (IX + d)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
RL (IY + d)											
RRC (IX + d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
RRC (IY + d)											
RR (IX + d)	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
RR (IY + d)											
SLA (IX + d)	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
SLA (IY + d)											
SRA (IX + d)	MC <sub>6</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
SRA (IY + d)											
SRL (IX + d)	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1
SRL (IY + d)											
RLD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
RRD	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
MC <sub>4</sub> to MC <sub>7</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z		1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1

Instruction	Machine Cycle			States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
RST v	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	T <sub>i</sub>	T <sub>i</sub>	—	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
SCF	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
SET b, g RES b, g	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	—	Z	1	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	—	Z	1	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
SET b, (IX + d) SET b, (IY + d) RES b, (IX + d) RES b, (IY + d)	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	—	—	Z	1	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
SLP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	—	—	FFFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	Data	0	1	1	1	1	1	1
TST g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
TST m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	1	1	1	1	1	1	1
TST (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle			States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
NMI	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	Next op-code address (PC)			0	1	0	1	0	1
	MC <sub>2</sub> to MC <sub>3</sub>	T <sub>i</sub>	T <sub>i</sub>	—	Z		1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
	INT <sub>0</sub> mode 0 (RST inserted)			MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>W</sub>	T <sub>W</sub>	T <sub>3</sub>	Next op-code address (PC)	1st op-code	0	0
	MC <sub>2</sub> to MC <sub>3</sub>	T <sub>i</sub>	T <sub>i</sub>	—	Z		1	1	1	1	1	1	1
INT <sub>0</sub> mode 0 (CALL inserted)	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>W</sub>	T <sub>W</sub>	T <sub>3</sub>	Next op-code address (PC)	1st op-code	0	0	1	0	0
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	PC	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	PC + 1	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	—	Z		1	1	1	1	1	1	1
INT <sub>0</sub> mode 1	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	PC + 2 (H)	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	PC + 2 (L)	1	0	0	1	1	1	1
	MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>W</sub>	T <sub>W</sub>	T <sub>3</sub>	Next op-code address (PC)	1	1	1	0	0	1
	MC <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP + 2	PCL	1	0	0	1	1	1	1
	INT <sub>0</sub> mode 2			MC <sub>1</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>W</sub>	T <sub>W</sub>	T <sub>3</sub>	Next op-code vector address (PC)	1	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	—	Z		1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	I, vector	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	I, vector + 1	Data	0	1	0	1	1	1	1



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
INT <sub>1</sub> , INT <sub>2</sub> , internal interrupts	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code address (PC)		1	1	1	1	1	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector + 1	Data	0	1	0	1	1	1	1

## ■ Acceptable Requests in Each Mode

Current Status								
Action Request	Normal Mode (CPU Mode) (IOSTOP Mode)	Wait State	Refresh Cycle	Interrupt Acknowl-edge Cycle	DMA Cycle	Bus Release Mode	Sleep Mode	Standby Mode
WAIT	Accepted	Accepted	Not accepted	Accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh request (request for insertion of refresh cycle by on-chip refresh circuit)	Refresh cycle inserted at machine cycle break	Not accepted	Not accepted	Refresh cycle inserted at machine cycle break	Refresh cycle inserted at machine cycle break	Not accepted	Not accepted	Not accepted
DREQ <sub>0</sub> DREQ <sub>1</sub>	DMA cycle inserted at machine cycle break	Accepted, but DMA cycle not inserted until machine cycle break	Accepted * Following completion of refresh cycle, 1 machine cycle is executed and then DMA cycle is inserted.	DMA cycle inserted at machine cycle break	Accepted (Consult this manual for full details.)	* Following completion of bus release cycle, 1 machine cycle is executed and then DMA cycle is inserted.	Not accepted	Not accepted
BUSREQ	Bus release mode entered at machine cycle break	Not accepted	Not accepted	Bus release mode entered at machine cycle break	Bus release mode entered at machine cycle break	Bus release mode continues	Accepted	Accepted

Note: \* Not accepted when DREQ<sub>0</sub> and DREQ<sub>1</sub> are set for level detection.



## Current Status

Action Request	Normal Mode (CPU Mode) (IOSTOP Mode)	Wait State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	Bus Release Mode	Sleep Mode	Standby Mode
Interrupts	$\overline{\text{INT}_0}$ , $\overline{\text{INT}_1}$ , $\overline{\text{INT}_2}$	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted, sleep mode exited and normal status recovered
Internal I/O interrupt request	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted, sleep mode exited and normal status recovered	
NMI	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted **Accepted in final machine cycle of instruction following completion of acknowledge cycle.	Accepted, DMA suspended	Not accepted	Accepted, sleep mode exited and normal status recovered	Accepted, standby mode exited and normal status recovered. Note that IOSTOP bit remains set to 1.

Note: \*\* Accepted when  $\overline{\text{INT}_0}$  is being used in mode 0. The NMI acknowledge cycle begins following execution of the instruction placed on the bus.

## ■ Request Priority Sequence

Three types of requests can be input to the CPU.

1. Requests that can be accepted and executed at the end of a state (WAIT)
2. Requests that can be accepted and executed at the end of a machine cycle (refresh requests, DMA requests, BUSREQ)
3. Requests that can be accepted and executed at the end of an instruction (all interrupts)

Basically, the priority sequence gives 1 the highest priority, and 3 the lowest.

Within group 2 above, the descending priority sequence is:

BUSREQ

Refresh request

DMA request

If a BUSREQ and refresh request are input simultaneously, the BUSREQ is given priority.

For the priority sequence of the interrupts in group 3 above, see the section of this manual that details interrupt operations.


4. Among requests that are accepted and executed in the final machine cycle of an instruction, the descending priority sequence is:

Bus requests (BUSREQ, refresh request, DMA request)

Interrupt



## ■ Mode Transitions



3

- Notes:
1. Normal: Normal CPU instruction execution mode
  2. DMA request:  $\overline{DREQ}_0$  or  $\overline{DREQ}_1 = 0$  (for memory  $\leftrightarrow$  (memory-mapped) I/O transfers)  
 $DE_0 = 1$  (for Memory  $\leftrightarrow$  Memory transfers)
  3. DMA end:  $\overline{DREQ}_0$  or  $\overline{DREQ}_1 = 1$  (for memory  $\leftrightarrow$  (memory-mapped) I/O transfers)  
 $BCR_0$  and  $BCR_1 = 0000H$  (for all transfer modes)  
 $\overline{NMI} = 0$  (for all transfer modes)

In addition to the above, the following mode transitions are also possible.

1. From halt to DMA, refresh, or bus release, and vice versa.
2. From sleep to bus release, and vice versa.



## ■ Status Signal List

The following list shows the status signal output for each mode.

Mode	LIR	ME	IOE	RD	WR	REF	HALT	BUSACK	ST	Address Bus	Data Bus
CPU operation	1st op code fetch	0	0	1	0	1	1	1	1	0	A
	Other op code fetch	0	0	1	0	1	1	1	1	1	A
	Memory read	1	0	1	0	1	1	1	1	1	A
	Memory write	1	0	1	1	0	1	1	1	1	A
	I/O read	1	1	0	0	1	1	1	1	1	A
	I/O write	1	1	0	1	0	1	1	1	1	A
	Internal operation	1	1	1	1	1	1	1	1	1	A
Refresh		1	0	1	1	1	0	1	1	*	A
Interrupt acknowledge (1st machine cycle)	NMI	0	0	1	0	1	1	1	1	0	A
	INT <sub>0</sub>	0	1	0	1	1	1	1	1	0	A
	INT <sub>1</sub> , INT <sub>2</sub> , and internal interrupts	1	1	1	1	1	1	1	1	0	A
Bus release		1	Z	Z	Z	Z	1	1	0	*	Z
Halt		0	0	1	0	1	1	0	1	0	A
Sleep		1	1	1	1	1	1	0	1	1	1
Internal DMA	Memory read	1	0	1	0	1	1	*	1	0	A
	Memory write	1	0	1	1	0	1	*	1	0	A
	I/O read	1	1	0	0	1	1	*	1	0	A
	I/O write	1	1	0	1	0	1	1	1	0	A
Reset		1	1	1	1	1	1	1	1	1	Z

1 = high level; 0 = low level; \* = undefined; A = any value; Z = high impedance; IN = input; OUT = output

## ■ Internal I/O Register Reference

The upper 8 bits of the I/O register address are all 0. The most significant bit of the lower 8 bits can be set using the IOA7 bit of the IO control register. The table below shows the addresses when IOA7 = 0.

Register	Address	Remarks
DMA source address register channel 0 L: SAR0L	20	
DMA source address register channel 0 H: SAR0H	21	
DMA source address register channel 0 B: SAR0B	22	Only bits 0, 1, 2, and 3 are used <b>A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub> DMA Transfer Request</b> ×      ×      0      0      DREQ <sub>0</sub> (external) ×      ×      0      1      Not used ×      ×      1      0      Not used ×      ×      1      1      Not used
DMA destination address register channel 0 L: DAR0L	23	
DMA destination address register channel 0 H: DAR0H	24	
DMA destination address register channel 0 B: DAR0B	25	Only bits 0, 1, 2, and 3 are used <b>A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub> DMA Transfer Request</b> ×      ×      0      0      DREQ <sub>0</sub> (external) ×      ×      0      1      Not used ×      ×      1      0      Not used ×      ×      1      1      Not used
DMA byte count register channel 0 L: BCR0L	26	
DMA byte count register channel 0 H: BCR0H	27	



Register	Address	Remarks																											
DMA memory address register channel 1 L: MAR1L	28																												
DMA memory address register channel 1 H: MAR1H	29																												
DMA memory address register channel 1 B: MAR1B	2A	Only bits 0, 1, 2, and 3 are used																											
DMA I/O address register channel 1 L: IAR1L	2B																												
DMA I/O address register channel 1 H: IAR1H	2C																												
DMA byte count register channel 1 L: BCR1L	2E																												
DMA byte count register channel 1 H: BCR1H	2F																												
DMA status register: DSTAT	30	<table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Initial value</td> <td>DE1</td> <td>DE0</td> <td>DWE1</td> <td>DWE0</td> <td>DE1</td> <td>DE0</td> <td>—</td> <td>DME</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>W</td> <td>W</td> <td>R/W</td> <td>R/W</td> <td>—</td> <td>R</td> </tr> </tbody> </table>	Bit	7	6	5	4	3	2	1	0	Initial value	DE1	DE0	DWE1	DWE0	DE1	DE0	—	DME	Read/Write	R/W	R/W	W	W	R/W	R/W	—	R
Bit	7	6	5	4	3	2	1	0																					
Initial value	DE1	DE0	DWE1	DWE0	DE1	DE0	—	DME																					
Read/Write	R/W	R/W	W	W	R/W	R/W	—	R																					
DMA mode register: DMODE	31	<table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Initial value</td> <td>—</td> <td>—</td> <td>DM1</td> <td>DM0</td> <td>SM1</td> <td>SM0</td> <td>MMOD</td> <td>—</td> </tr> <tr> <td>Read/Write</td> <td>—</td> <td>—</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>—</td> </tr> </tbody> </table>	Bit	7	6	5	4	3	2	1	0	Initial value	—	—	DM1	DM0	SM1	SM0	MMOD	—	Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	—
Bit	7	6	5	4	3	2	1	0																					
Initial value	—	—	DM1	DM0	SM1	SM0	MMOD	—																					
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	—																					
DMA/WAIT control register: DCNTL	32	<table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Initial value</td> <td>MW11</td> <td>MW10</td> <td>IW11</td> <td>IW10</td> <td>DMS1</td> <td>DMS0</td> <td>DIM1</td> <td>DM0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </tbody> </table>	Bit	7	6	5	4	3	2	1	0	Initial value	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DM0	Read/Write	R/W							
Bit	7	6	5	4	3	2	1	0																					
Initial value	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DM0																					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																					
Interrupt vector low register: IL	33	<table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Initial value</td> <td>IL7</td> <td>IL6</td> <td>IL5</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> </tbody> </table> <p style="text-align: center;">Arbitrary values                                  Fixed code</p>	Bit	7	6	5	4	3	2	1	0	Initial value	IL7	IL6	IL5	—	—	—	—	—	Read/Write	R/W	R/W	R/W	—	—	—	—	—
Bit	7	6	5	4	3	2	1	0																					
Initial value	IL7	IL6	IL5	—	—	—	—	—																					
Read/Write	R/W	R/W	R/W	—	—	—	—	—																					



Register	Address	Remarks
INT/TRAP control register: ITC	34	Bit                    7     6     5     4     3     2     1     0 TRAP     UFO     —     —     —     ITE2     ITE1     ITE0 Initial value        0     0     1     1     1     0     0     1 Read/Write          R/W    R     —     —     —     RW     R/W     R/W
Refresh control register: RCR	36	Bit                    7     6     5     4     3     2     1     0 REFE     REFW     —     —     —     —     CYC1     CYC0 Initial value        1     1     1     1     1     1     0     0 Read/Write          R/W    R/W    —     —     —     —     R/W     R/W
MMU common base register: CBR	38	Bit                    7     6     5     4     3     2     1     0 CB7     CB6     CB5     CB4     CB3     CB2     CB1     CB0 Initial value        0     0     0     0     0     0     0     0 Read/Write          R/W    R/W    R/W    R/W    R/W    R/W    R/W    R/W
MMU bank base register: BBR	39	Bit                    7     6     5     4     3     2     1     0 BB7     BB6     BB5     BB4     BB3     BB2     BB1     BB0 Initial value        0     0     0     0     0     0     0     0 Read/Write          R/W    R/W    R/W    R/W    R/W    R/W    R/W    R/W
MMU common/bank area register: CBAR	3A	Bit                    7     6     5     4     3     2     1     0 CA3     CA2     CA1     CA0     BA3     BA2     BA1     BA0 Initial value        1     1     1     1     0     0     0     0 Read/Write          R/W    R/W    R/W    R/W    R/W    R/W    R/W    R/W
Operating mode control register: OMCR	3E	Bit                    7     6     5     4     3     2     1     0 LIRE     LIRTE     IOC     —     —     —     —     — Initial value        1     1     1     1     1     1     1     1 Read/Write          R/W    W     R/W    —     —     —     —     —
I/O control register: IOCR	3F	Bit                    7     6     5     4     3     2     1     0 IOAR     —     IOSTOP     —     —     —     —     — Initial value        0     1     0     1     1     1     1     1 Read/Write          R/W    —     R/W    —     —     —     —     —



Register	Address	Remarks								
Free-running counter H: FRCH	40	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>FRC15</td><td>FRC14</td><td>FRC13</td><td>FRC12</td><td>FRC11</td><td>FRC10</td><td>FRC9</td><td>FRC8</td></tr> </table> Initial value    0      0      0      0      0      0      0      0 Read/Write      R/W     R/W     R/W     R/W     R/W     R/W     R/W     R/W	FRC15	FRC14	FRC13	FRC12	FRC11	FRC10	FRC9	FRC8
FRC15	FRC14	FRC13	FRC12	FRC11	FRC10	FRC9	FRC8			
Free-running counter L: FRCL	41	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>FRC7</td><td>FRC6</td><td>FRC5</td><td>FRC4</td><td>FRC3</td><td>FRC2</td><td>FRC1</td><td>FRC0</td></tr> </table> Initial value    0      0      0      0      0      0      0      0 Read/Write      R/W     R/W     R/W     R/W     R/W     R/W     R/W     R/W	FRC7	FRC6	FRC5	FRC4	FRC3	FRC2	FRC1	FRC0
FRC7	FRC6	FRC5	FRC4	FRC3	FRC2	FRC1	FRC0			
Timer control/status register 1: TCSR1	42	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>ICF</td><td>OCF</td><td>TOF</td><td>EICI</td><td>EOCI</td><td>ETOI</td><td>IEDG</td><td>OLVL</td></tr> </table> Initial value    0      0      0      0      0      0      0      0 Read/Write      R       R      R      R/W     R/W     R/W     R/W     R/W	ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL			
Output compare register 1 H: OCR1H	43	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>OCR15</td><td>OCR14</td><td>OCR13</td><td>OCR12</td><td>OCR11</td><td>OCR10</td><td>OCR9</td><td>OCR8</td></tr> </table> Initial value    1      1      1      1      1      1      1      1 Read/Write      R/W     R/W     R/W     R/W     R/W     R/W     R/W     R/W	OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR9	OCR8
OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR9	OCR8			
Output compare register 1 L: OCR1L	44	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>OCR7</td><td>OCR6</td><td>OCR5</td><td>OCR4</td><td>OCR3</td><td>OCR2</td><td>OCR1</td><td>OCR0</td></tr> </table> Initial value    1      1      1      1      1      1      1      1 Read/Write      R/W     R/W     R/W     R/W     R/W     R/W     R/W     R/W	OCR7	OCR6	OCR5	OCR4	OCR3	OCR2	OCR1	OCR0
OCR7	OCR6	OCR5	OCR4	OCR3	OCR2	OCR1	OCR0			
Input capture register H: ICRH <sup>Note</sup>	45	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>ICR15</td><td>ICR14</td><td>ICR13</td><td>ICR12</td><td>ICR11</td><td>ICR10</td><td>ICR9</td><td>ICR8</td></tr> </table> Initial value    *      *      *      *      *      *      *      * Read/Write      R       R      R      R      R      R      R      R * Undefined	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	ICR9	ICR8
ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	ICR9	ICR8			
Input capture register L: ICRL <sup>Note</sup>	46	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr><td>ICR7</td><td>ICR6</td><td>ICR5</td><td>ICR4</td><td>ICR3</td><td>ICR2</td><td>ICR1</td><td>ICR0</td></tr> </table> Initial value    *      *      *      *      *      *      *      * Read/Write      R       R      R      R      R      R      R      R * Undefined	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0			

Note: ICRH and ICRL are not initialized by reset.



Register	Address	Remarks								
Transmit/receive control/status register A 0: TRCSRA0	47	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr> <td>RDRF0</td> <td>ORFE0</td> <td>TDRE0</td> <td>RIE0</td> <td>RE0</td> <td>TIE0</td> <td>TE0</td> <td>WU0</td> </tr> </table> Initial value    0      0      1      0      0      0      0      0 Read/Write       R      R      R      R/W     R/W     R/W     R/W     R/W	RDRF0	ORFE0	TDRE0	RIE0	RE0	TIE0	TE0	WU0
RDRF0	ORFE0	TDRE0	RIE0	RE0	TIE0	TE0	WU0			
Transmit/receive control/status register B 0: TRCSRBO	48	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr> <td>RDRF0</td> <td>ORFE0</td> <td>TDRE0</td> <td>PER0</td> <td>—</td> <td>PEN0</td> <td>EOP0</td> <td>SB0</td> </tr> </table> Initial value    0      0      1      0      1      0      0      0 Read/Write       R      R      R      R      —      R/W     R/W     R/W	RDRF0	ORFE0	TDRE0	PER0	—	PEN0	EOP0	SB0
RDRF0	ORFE0	TDRE0	PER0	—	PEN0	EOP0	SB0			
Rate/mode control register 0: RMCR0	49	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr> <td>—</td> <td>—</td> <td>SS02</td> <td>CC02</td> <td>CC01</td> <td>CC00</td> <td>SS01</td> <td>SS00</td> </tr> </table> Initial value    1      1      0      0      0      0      0      0 Read/Write       —      —      R/W     R/W     R/W     R/W     R/W     R/W	—	—	SS02	CC02	CC01	CC00	SS01	SS00
—	—	SS02	CC02	CC01	CC00	SS01	SS00			
Receive data register 0: RDR0	4A									
Transmit data register 0: TDR0	4B									
Serial port control register: SCIPCR	4C	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr> <td>SCKHL0</td> <td>SOUTM0</td> <td>SINM0</td> <td>SCKM0</td> <td>SCKHL1</td> <td>SOUTM1</td> <td>SINM1</td> <td>SCKM1</td> </tr> </table> Initial value    0      0      0      0      0      0      0      0 Read/Write       R/W     R/W     R/W     R/W     R/W     R/W     R/W     R/W	SCKHL0	SOUTM0	SINM0	SCKM0	SCKHL1	SOUTM1	SINM1	SCKM1
SCKHL0	SOUTM0	SINM0	SCKM0	SCKHL1	SOUTM1	SINM1	SCKM1			
A/D control register: ADCR	4D	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>ANE</td> <td>AVREF</td> </tr> </table> Initial value    1      1      1      1      1      1      0      0 Read/Write       —      —      —      —      —      —      R/W     R/W	—	—	—	—	—	—	ANE	AVREF
—	—	—	—	—	—	ANE	AVREF			
A/D control/status register: ADCSR	4E	Bit            7      6      5      4      3      2      1      0 <table border="1"> <tr> <td>ADEF</td> <td>ADS</td> <td>EADEI</td> <td>CH2</td> <td>CH1</td> <td>CH0</td> <td>ACS1</td> <td>ACSO</td> </tr> </table> Initial value    0      0      0      0      0      0      0      0 Read/Write       R      R/W     R/W     R/W     R/W     R/W     R/W     R/W	ADEF	ADS	EADEI	CH2	CH1	CH0	ACS1	ACSO
ADEF	ADS	EADEI	CH2	CH1	CH0	ACS1	ACSO			



Register	Address	Remarks																
A/D result register: ADRR	4F	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>ADRR7</td><td>ADRR6</td><td>ADRR5</td><td>ADRR4</td><td>ADRR3</td><td>ADRR2</td><td>ADRR1</td><td>ADRR0</td></tr> </table> Initial value * * * * * * * * Read/Write R R R R R R R R R * Undefined	7	6	5	4	3	2	1	0	ADRR7	ADRR6	ADRR5	ADRR4	ADRR3	ADRR2	ADRR1	ADRR0
7	6	5	4	3	2	1	0											
ADRR7	ADRR6	ADRR5	ADRR4	ADRR3	ADRR2	ADRR1	ADRR0											
Transmit/receive control/status register A 1: TRCSRA1	50	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>RDRF1</td><td>ORFE1</td><td>TDRE1</td><td>RIE1</td><td>RE1</td><td>TIE1</td><td>TE1</td><td>WU1</td></tr> </table> Initial value 0 0 1 0 0 0 0 0 Read/Write R R R R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	RDRF1	ORFE1	TDRE1	RIE1	RE1	TIE1	TE1	WU1
7	6	5	4	3	2	1	0											
RDRF1	ORFE1	TDRE1	RIE1	RE1	TIE1	TE1	WU1											
Transmit/receive control/status register B 1: TRCSRB1	51	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>RDRF1</td><td>ORFE1</td><td>TDRE1</td><td>PER1</td><td>—</td><td>PEN1</td><td>EOP1</td><td>SBL1</td></tr> </table> Initial value 0 0 1 0 1 0 0 0 Read/Write R R R R — R/W R/W R/W	7	6	5	4	3	2	1	0	RDRF1	ORFE1	TDRE1	PER1	—	PEN1	EOP1	SBL1
7	6	5	4	3	2	1	0											
RDRF1	ORFE1	TDRE1	PER1	—	PEN1	EOP1	SBL1											
Rate/mode control register 1: RMCR1	52	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>—</td><td>—</td><td>SS12</td><td>CC12</td><td>CC11</td><td>CC10</td><td>SS11</td><td>SS10</td></tr> </table> Initial value 1 1 0 0 0 0 0 0 Read/Write — — R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	—	—	SS12	CC12	CC11	CC10	SS11	SS10
7	6	5	4	3	2	1	0											
—	—	SS12	CC12	CC11	CC10	SS11	SS10											
Receive data register 1: RDR1	53																	
Transmit data register 1: TDR1	54																	
Timer 2 up-counter H: T2CNTH	55	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T2C15</td><td>T2C14</td><td>T2C13</td><td>T2C12</td><td>T2C11</td><td>T2C10</td><td>T2C9</td><td>T2C8</td></tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	T2C15	T2C14	T2C13	T2C12	T2C11	T2C10	T2C9	T2C8
7	6	5	4	3	2	1	0											
T2C15	T2C14	T2C13	T2C12	T2C11	T2C10	T2C9	T2C8											
Timer 2 up-counter L: T2CNTL	56	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T2C7</td><td>T2C6</td><td>T2C5</td><td>T2C4</td><td>T2C3</td><td>T2C2</td><td>T2C1</td><td>T2C0</td></tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	T2C7	T2C6	T2C5	T2C4	T2C3	T2C2	T2C1	T2C0
7	6	5	4	3	2	1	0											
T2C7	T2C6	T2C5	T2C4	T2C3	T2C2	T2C1	T2C0											

Register	Address	Remarks																
Timer 2 time constant register H: T2CONRH	57	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T2CN15</td><td>T2CN14</td><td>T2CN13</td><td>T2CN12</td><td>T2CN11</td><td>T2CN10</td><td>T2CN9</td><td>T2CN8</td></tr> </table> Initial value Read/Write 1 W 1 W 1 W 1 W 1 W 1 W 1 W 1 W	7	6	5	4	3	2	1	0	T2CN15	T2CN14	T2CN13	T2CN12	T2CN11	T2CN10	T2CN9	T2CN8
7	6	5	4	3	2	1	0											
T2CN15	T2CN14	T2CN13	T2CN12	T2CN11	T2CN10	T2CN9	T2CN8											
Timer 2 time constant register L: T2CONRL	58	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T2CN7</td><td>T2CN6</td><td>T2CN5</td><td>T2CN4</td><td>T2CN3</td><td>T2CN2</td><td>T2CN1</td><td>T2CN0</td></tr> </table> Initial value Read/Write 1 W 1 W 1 W 1 W 1 W 1 W 1 W 1 W	7	6	5	4	3	2	1	0	T2CN7	T2CN6	T2CN5	T2CN4	T2CN3	T2CN2	T2CN1	T2CN0
7	6	5	4	3	2	1	0											
T2CN7	T2CN6	T2CN5	T2CN4	T2CN3	T2CN2	T2CN1	T2CN0											
Timer control/status register 2: TCSR2	59	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>CMF2</td><td>ECM21</td><td>—</td><td>—</td><td>T2OS1</td><td>T2OS0</td><td>CK2S1</td><td>CK2S0</td></tr> </table> Initial value Read/Write 0 0 1 1 0 0 0 0	7	6	5	4	3	2	1	0	CMF2	ECM21	—	—	T2OS1	T2OS0	CK2S1	CK2S0
7	6	5	4	3	2	1	0											
CMF2	ECM21	—	—	T2OS1	T2OS0	CK2S1	CK2S0											
Timer 3 up-counter H: T3CNTH	5A	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T3C15</td><td>T3C14</td><td>T3C13</td><td>T3C12</td><td>T3C11</td><td>T3C10</td><td>T3C9</td><td>T3C8</td></tr> </table> Initial value Read/Write 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W	7	6	5	4	3	2	1	0	T3C15	T3C14	T3C13	T3C12	T3C11	T3C10	T3C9	T3C8
7	6	5	4	3	2	1	0											
T3C15	T3C14	T3C13	T3C12	T3C11	T3C10	T3C9	T3C8											
Timer 3 up-counter L: T3CNTL	5B	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T3C7</td><td>T3C6</td><td>T3C5</td><td>T3C4</td><td>T3C3</td><td>T3C2</td><td>T3C1</td><td>T3C0</td></tr> </table> Initial value Read/Write 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W	7	6	5	4	3	2	1	0	T3C7	T3C6	T3C5	T3C4	T3C3	T3C2	T3C1	T3C0
7	6	5	4	3	2	1	0											
T3C7	T3C6	T3C5	T3C4	T3C3	T3C2	T3C1	T3C0											
Timer 3 time constant register H: T3CONRH	5C	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T3CN15</td><td>T3CN14</td><td>T3CN13</td><td>T3CN12</td><td>T3CN11</td><td>T3CN10</td><td>T3CN9</td><td>T3CN8</td></tr> </table> Initial value Read/Write 1 W 1 W 1 W 1 W 1 W 1 W 1 W 1 W	7	6	5	4	3	2	1	0	T3CN15	T3CN14	T3CN13	T3CN12	T3CN11	T3CN10	T3CN9	T3CN8
7	6	5	4	3	2	1	0											
T3CN15	T3CN14	T3CN13	T3CN12	T3CN11	T3CN10	T3CN9	T3CN8											
Timer 3 time constant register L: T3CONRL	5D	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T3CN7</td><td>T3CN6</td><td>T3CN5</td><td>T3CN4</td><td>T3CN3</td><td>T3CN2</td><td>T3CN1</td><td>T3CN0</td></tr> </table> Initial value Read/Write 1 W 1 W 1 W 1 W 1 W 1 W 1 W 1 W	7	6	5	4	3	2	1	0	T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0
7	6	5	4	3	2	1	0											
T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0											
Timer control/status register 3: TCSR3	5E	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>CMF3</td><td>ECM31</td><td>—</td><td>—</td><td>T3OS1</td><td>T3OS0</td><td>—</td><td>—</td></tr> </table> Initial value Read/Write 0 R/W 0 R/W — — 0 R/W 0 R/W — —	7	6	5	4	3	2	1	0	CMF3	ECM31	—	—	T3OS1	T3OS0	—	—
7	6	5	4	3	2	1	0											
CMF3	ECM31	—	—	T3OS1	T3OS0	—	—											



Register	Address	Remarks																																
Timer 4 up-counter H: T4CNTH	5F	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4C15</td><td>T4C14</td><td>T4C13</td><td>T4C12</td><td>T4C11</td><td>T4C10</td><td>T4C9</td><td>T4C8</td></tr> </table> Initial value <table border="1"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> Read/Write <table border="1"> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	7	6	5	4	3	2	1	0	T4C15	T4C14	T4C13	T4C12	T4C11	T4C10	T4C9	T4C8	0	0	0	0	0	0	0	0	R/W							
7	6	5	4	3	2	1	0																											
T4C15	T4C14	T4C13	T4C12	T4C11	T4C10	T4C9	T4C8																											
0	0	0	0	0	0	0	0																											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Timer 4 up-counter L: T4CNTL	60	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4C7</td><td>T4C6</td><td>T4C5</td><td>T4C4</td><td>T4C3</td><td>T4C2</td><td>T4C1</td><td>T4C0</td></tr> </table> Initial value <table border="1"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> Read/Write <table border="1"> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	7	6	5	4	3	2	1	0	T4C7	T4C6	T4C5	T4C4	T4C3	T4C2	T4C1	T4C0	0	0	0	0	0	0	0	0	R/W							
7	6	5	4	3	2	1	0																											
T4C7	T4C6	T4C5	T4C4	T4C3	T4C2	T4C1	T4C0																											
0	0	0	0	0	0	0	0																											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Timer 4 time constant register H: T4CONRH	61	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4CN15</td><td>T4CN14</td><td>T4CN13</td><td>T4CN12</td><td>T4CN11</td><td>T4CN10</td><td>T4CN9</td><td>T4CN8</td></tr> </table> Initial value <table border="1"> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> Read/Write <table border="1"> <tr><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td></tr> </table>	7	6	5	4	3	2	1	0	T4CN15	T4CN14	T4CN13	T4CN12	T4CN11	T4CN10	T4CN9	T4CN8	1	1	1	1	1	1	1	1	W	W	W	W	W	W	W	W
7	6	5	4	3	2	1	0																											
T4CN15	T4CN14	T4CN13	T4CN12	T4CN11	T4CN10	T4CN9	T4CN8																											
1	1	1	1	1	1	1	1																											
W	W	W	W	W	W	W	W																											
Timer 4 time constant register L: T4CONRL	62	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4CN7</td><td>T4CN6</td><td>T4CN5</td><td>T4CN4</td><td>T4CN3</td><td>T4CN2</td><td>T4CN1</td><td>T4CN0</td></tr> </table> Initial value <table border="1"> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> Read/Write <table border="1"> <tr><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>W</td></tr> </table>	7	6	5	4	3	2	1	0	T4CN7	T4CN6	T4CN5	T4CN4	T4CN3	T4CN2	T4CN1	T4CN0	1	1	1	1	1	1	1	1	W	W	W	W	W	W	W	W
7	6	5	4	3	2	1	0																											
T4CN7	T4CN6	T4CN5	T4CN4	T4CN3	T4CN2	T4CN1	T4CN0																											
1	1	1	1	1	1	1	1																											
W	W	W	W	W	W	W	W																											
Timer control/status register 4: TCSR4	63	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>CMF4</td><td>ECM4I</td><td>—</td><td>—</td><td>T4OS1</td><td>T4OS0</td><td>CK4S1</td><td>CK4S0</td></tr> </table> Initial value <table border="1"> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> Read/Write <table border="1"> <tr><td>R/W</td><td>R/W</td><td>—</td><td>—</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	7	6	5	4	3	2	1	0	CMF4	ECM4I	—	—	T4OS1	T4OS0	CK4S1	CK4S0	0	0	1	1	0	0	0	0	R/W	R/W	—	—	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0																											
CMF4	ECM4I	—	—	T4OS1	T4OS0	CK4S1	CK4S0																											
0	0	1	1	0	0	0	0																											
R/W	R/W	—	—	R/W	R/W	R/W	R/W																											
Output data register 0: ODR0	64	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>ODR0<sub>7</sub></td><td>ODR0<sub>6</sub></td><td>ODR0<sub>5</sub></td><td>ODR0<sub>4</sub></td><td>ODR0<sub>3</sub></td><td>ODR0<sub>2</sub></td><td>ODR0<sub>1</sub></td><td>ODR0<sub>0</sub></td></tr> </table> Initial value <table border="1"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> Read/Write <table border="1"> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table> <p>Note: Reading obtains input port values.</p>	7	6	5	4	3	2	1	0	ODR0 <sub>7</sub>	ODR0 <sub>6</sub>	ODR0 <sub>5</sub>	ODR0 <sub>4</sub>	ODR0 <sub>3</sub>	ODR0 <sub>2</sub>	ODR0 <sub>1</sub>	ODR0 <sub>0</sub>	0	0	0	0	0	0	0	0	R/W							
7	6	5	4	3	2	1	0																											
ODR0 <sub>7</sub>	ODR0 <sub>6</sub>	ODR0 <sub>5</sub>	ODR0 <sub>4</sub>	ODR0 <sub>3</sub>	ODR0 <sub>2</sub>	ODR0 <sub>1</sub>	ODR0 <sub>0</sub>																											
0	0	0	0	0	0	0	0																											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Output data register 1: ODR1	65	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>ODR1<sub>7</sub></td><td>ODR1<sub>6</sub></td><td>ODR1<sub>5</sub></td><td>ODR1<sub>4</sub></td><td>ODR1<sub>3</sub></td><td>ODR1<sub>2</sub></td><td>ODR1<sub>1</sub></td><td>ODR1<sub>0</sub></td></tr> </table> Initial value <table border="1"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> Read/Write <table border="1"> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table> <p>Note: Reading obtains input port values.</p>	7	6	5	4	3	2	1	0	ODR1 <sub>7</sub>	ODR1 <sub>6</sub>	ODR1 <sub>5</sub>	ODR1 <sub>4</sub>	ODR1 <sub>3</sub>	ODR1 <sub>2</sub>	ODR1 <sub>1</sub>	ODR1 <sub>0</sub>	0	0	0	0	0	0	0	0	R/W							
7	6	5	4	3	2	1	0																											
ODR1 <sub>7</sub>	ODR1 <sub>6</sub>	ODR1 <sub>5</sub>	ODR1 <sub>4</sub>	ODR1 <sub>3</sub>	ODR1 <sub>2</sub>	ODR1 <sub>1</sub>	ODR1 <sub>0</sub>																											
0	0	0	0	0	0	0	0																											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Output data register 2: ODR2	66	Bit <table border="1"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>—</td><td>ODR2<sub>8</sub></td><td>ODR2<sub>5</sub></td><td>ODR2<sub>4</sub></td><td>ODR2<sub>3</sub></td><td>ODR2<sub>2</sub></td><td>ODR2<sub>1</sub></td><td>ODR2<sub>0</sub></td></tr> </table> Initial value <table border="1"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> Read/Write <table border="1"> <tr><td>—</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table> <p>Note: Reading obtains input port values.</p>	7	6	5	4	3	2	1	0	—	ODR2 <sub>8</sub>	ODR2 <sub>5</sub>	ODR2 <sub>4</sub>	ODR2 <sub>3</sub>	ODR2 <sub>2</sub>	ODR2 <sub>1</sub>	ODR2 <sub>0</sub>	1	0	0	0	0	0	0	0	—	R/W						
7	6	5	4	3	2	1	0																											
—	ODR2 <sub>8</sub>	ODR2 <sub>5</sub>	ODR2 <sub>4</sub>	ODR2 <sub>3</sub>	ODR2 <sub>2</sub>	ODR2 <sub>1</sub>	ODR2 <sub>0</sub>																											
1	0	0	0	0	0	0	0																											
—	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											



Register	Address	Remarks																
Output data register 3: ODR3	67	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>ODR3<sub>7</sub></td><td>ODR3<sub>6</sub></td><td>ODR3<sub>5</sub></td><td>ODR3<sub>4</sub></td><td>ODR3<sub>3</sub></td><td>ODR3<sub>2</sub></td><td>ODR3<sub>1</sub></td><td>ODR3<sub>0</sub></td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> <p>Initial value      Read/Write</p> <p>Note: Reading obtains input port values.</p>	ODR3 <sub>7</sub>	ODR3 <sub>6</sub>	ODR3 <sub>5</sub>	ODR3 <sub>4</sub>	ODR3 <sub>3</sub>	ODR3 <sub>2</sub>	ODR3 <sub>1</sub>	ODR3 <sub>0</sub>	0	0	0	0	0	0	0	0
ODR3 <sub>7</sub>	ODR3 <sub>6</sub>	ODR3 <sub>5</sub>	ODR3 <sub>4</sub>	ODR3 <sub>3</sub>	ODR3 <sub>2</sub>	ODR3 <sub>1</sub>	ODR3 <sub>0</sub>											
0	0	0	0	0	0	0	0											
Port 4: PORT4	68																	
Port 0 data direction register: DDR0	69	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>DDR0<sub>7</sub></td><td>DDR0<sub>6</sub></td><td>DDR0<sub>5</sub></td><td>DDR0<sub>4</sub></td><td>DDR0<sub>3</sub></td><td>DDR0<sub>2</sub></td><td>DDR0<sub>1</sub></td><td>DDR0<sub>0</sub></td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> <p>Initial value      Read/Write</p>	DDR0 <sub>7</sub>	DDR0 <sub>6</sub>	DDR0 <sub>5</sub>	DDR0 <sub>4</sub>	DDR0 <sub>3</sub>	DDR0 <sub>2</sub>	DDR0 <sub>1</sub>	DDR0 <sub>0</sub>	0	0	0	0	0	0	0	0
DDR0 <sub>7</sub>	DDR0 <sub>6</sub>	DDR0 <sub>5</sub>	DDR0 <sub>4</sub>	DDR0 <sub>3</sub>	DDR0 <sub>2</sub>	DDR0 <sub>1</sub>	DDR0 <sub>0</sub>											
0	0	0	0	0	0	0	0											
Port 1 data direction register: DDR1	6A	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>DDR1<sub>7</sub></td><td>DDR1<sub>6</sub></td><td>DDR1<sub>5</sub></td><td>DDR1<sub>4</sub></td><td>DDR1<sub>3</sub></td><td>DDR1<sub>2</sub></td><td>DDR1<sub>1</sub></td><td>DDR1<sub>0</sub></td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> <p>Initial value      Read/Write</p>	DDR1 <sub>7</sub>	DDR1 <sub>6</sub>	DDR1 <sub>5</sub>	DDR1 <sub>4</sub>	DDR1 <sub>3</sub>	DDR1 <sub>2</sub>	DDR1 <sub>1</sub>	DDR1 <sub>0</sub>	0	0	0	0	0	0	0	0
DDR1 <sub>7</sub>	DDR1 <sub>6</sub>	DDR1 <sub>5</sub>	DDR1 <sub>4</sub>	DDR1 <sub>3</sub>	DDR1 <sub>2</sub>	DDR1 <sub>1</sub>	DDR1 <sub>0</sub>											
0	0	0	0	0	0	0	0											
Port 2 data direction register: DDR2	6B	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>—</td><td>—</td><td>DDR2<sub>5</sub></td><td>DDR2<sub>4</sub></td><td>DDR2<sub>3</sub></td><td>DDR2<sub>2</sub></td><td>DDR2<sub>1</sub></td><td>DDR2<sub>0</sub></td></tr> <tr><td>—</td><td>—</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> <p>Initial value      Read/Write</p>	—	—	DDR2 <sub>5</sub>	DDR2 <sub>4</sub>	DDR2 <sub>3</sub>	DDR2 <sub>2</sub>	DDR2 <sub>1</sub>	DDR2 <sub>0</sub>	—	—	0	0	0	0	0	0
—	—	DDR2 <sub>5</sub>	DDR2 <sub>4</sub>	DDR2 <sub>3</sub>	DDR2 <sub>2</sub>	DDR2 <sub>1</sub>	DDR2 <sub>0</sub>											
—	—	0	0	0	0	0	0											
Port 3 data direction register: DDR3	6C	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>DDR3<sub>7</sub></td><td>DDR3<sub>6</sub></td><td>DDR3<sub>5</sub></td><td>DDR3<sub>4</sub></td><td>DDR3<sub>3</sub></td><td>DDR3<sub>2</sub></td><td>DDR3<sub>1</sub></td><td>DDR3<sub>0</sub></td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> <p>Initial value      Read/Write</p>	DDR3 <sub>7</sub>	DDR3 <sub>6</sub>	DDR3 <sub>5</sub>	DDR3 <sub>4</sub>	DDR3 <sub>3</sub>	DDR3 <sub>2</sub>	DDR3 <sub>1</sub>	DDR3 <sub>0</sub>	0	0	0	0	0	0	0	0
DDR3 <sub>7</sub>	DDR3 <sub>6</sub>	DDR3 <sub>5</sub>	DDR3 <sub>4</sub>	DDR3 <sub>3</sub>	DDR3 <sub>2</sub>	DDR3 <sub>1</sub>	DDR3 <sub>0</sub>											
0	0	0	0	0	0	0	0											
I/O port control register 1: IOPCR1	6D	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>DREQ<sub>0</sub>E</td><td>TEND<sub>0</sub>E</td><td>P2<sub>6</sub>E</td><td>BUSE</td><td>AOUTE</td><td>TOUT<sub>1</sub>E</td><td>SCK<sub>1</sub>E</td><td>SCK<sub>0</sub>E</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table> <p>Initial value      Read/Write</p>	DREQ <sub>0</sub> E	TEND <sub>0</sub> E	P2 <sub>6</sub> E	BUSE	AOUTE	TOUT <sub>1</sub> E	SCK <sub>1</sub> E	SCK <sub>0</sub> E	0	0	0	R/W	R/W	R/W	R/W	R/W
DREQ <sub>0</sub> E	TEND <sub>0</sub> E	P2 <sub>6</sub> E	BUSE	AOUTE	TOUT <sub>1</sub> E	SCK <sub>1</sub> E	SCK <sub>0</sub> E											
0	0	0	R/W	R/W	R/W	R/W	R/W											
I/O port control register 2: IOPCR2	6E	<p>Bit            7        6        5        4        3        2        1        0</p> <table border="1"> <tr><td>—</td><td>P3<sub>7</sub>C1</td><td>P3<sub>7</sub>C0</td><td>INT<sub>2</sub>E</td><td>INT<sub>0</sub>E</td><td>P3<sub>3</sub>C1</td><td>P3<sub>3</sub>C0</td><td>TEND<sub>1</sub>E</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> <p>Initial value      Read/Write</p>	—	P3 <sub>7</sub> C1	P3 <sub>7</sub> C0	INT <sub>2</sub> E	INT <sub>0</sub> E	P3 <sub>3</sub> C1	P3 <sub>3</sub> C0	TEND <sub>1</sub> E	1	0	0	0	0	0	0	0
—	P3 <sub>7</sub> C1	P3 <sub>7</sub> C0	INT <sub>2</sub> E	INT <sub>0</sub> E	P3 <sub>3</sub> C1	P3 <sub>3</sub> C0	TEND <sub>1</sub> E											
1	0	0	0	0	0	0	0											



Register	Address	Remarks								
EEPROM control register 1: EEC1	70	Bit            7     6     5     4     3     2     1     0 <table border="1"> <tr><td>BUSY</td><td>BYTE/ PAGE</td><td>PERM</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr> </table> Initial value 0     0     0     1     1     1     1     1 Read/Write R     R/W     R/W     —     —     —     —     —	BUSY	BYTE/ PAGE	PERM	—	—	—	—	—
BUSY	BYTE/ PAGE	PERM	—	—	—	—	—			
EEPROM control register 2: EEC2	71	Bit            7     6     5     4     3     2     1     0 <table border="1"> <tr><td>PW</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr> </table> Initial value 0     1     1     1     1     1     1     1 Read/Write W     —     —     —     —     —     —     —	PW	—	—	—	—	—	—	—
PW	—	—	—	—	—	—	—			
Memory relocate register: MRR	72	Bit            7     6     5     4     3     2     1     0 <table border="1"> <tr><td>RMR3</td><td>RMR2</td><td>RMR1</td><td>RMR0</td><td>EPR3</td><td>EPR2</td><td>EPR1</td><td>EPR0</td></tr> </table> Initial value 0     0     0     0     0     0     0     0 Read/Write R/W     R/W     R/W     R/W     R/W     R/W     R/W     R/W	RMR3	RMR2	RMR1	RMR0	EPR3	EPR2	EPR1	EPR0
RMR3	RMR2	RMR1	RMR0	EPR3	EPR2	EPR1	EPR0			
System control register: SYSCR	7F	Bit            7     6     5     4     3     2     1     0 <table border="1"> <tr><td>RAME</td><td>—</td><td>—</td><td>—</td><td>STBYE</td><td>CKC2</td><td>CKC1</td><td>CKC0</td></tr> </table> Initial value 0     1     1     1     0     0     0     0 Read/Write R/W     —     —     —     R/W     R/W     R/W     R/W	RAME	—	—	—	STBYE	CKC2	CKC1	CKC0
RAME	—	—	—	STBYE	CKC2	CKC1	CKC0			