

Document No.	853-0153
ECN No.	86487
Date of Issue	November 11, 1986
Status	Product Specification
Memory Products	

# 82S09 82S09A

## 576-bit TTL bipolar RAM

### DESCRIPTION

The organization of this device allows byte storage of data, including parity. Where parity is not monitored, the ninth bit can be used as a tag or status indicator for each word stored. Ideal for scratch pad, push down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09/09A features Open-Collector outputs, Chip Enable input, and a very low current PNP input structure to enhance memory expansion.

Ordering codes are listed in the Ordering Information Table.

The 82S09 and 82S09A devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Handbook.


### FEATURES

- Address access time:
  - N82S09: 45ns max
  - N82S09A: 35ns max
- Write cycle time:
  - N82S09/09A: 45ns max
- Power dissipation: 1.3mW/bit typ
- Input loading: -100µA max
- On-chip address decoding
- Schottky clamped
- Fully TTL compatible
- Output is non-blanked during Write
- One Chip Enable input
- Outputs: Open-Collector


### APPLICATIONS

- Buffer memory
- Control register
- FIFO memory
- Push down stack
- Scratch pad

### BLOCK DIAGRAM



### PIN CONFIGURATIONS



## 576-bit TTL bipolar RAM (64 × 9)

82S09 / 82S09A

## ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-Pin Plastic Dual-In-Line 600mil-wide	N82S09 N, N82S09A N
28-Pin Plastic Leaded Chip Carrier 450mil-square	N82S09 A, N82S09A A

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	+7.0	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	+5.5	V <sub>DC</sub>
V <sub>OH</sub>	Output voltage High	+5.5	V <sub>DC</sub>
T <sub>amb</sub>	Operating temperature range	0 to +75	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

## DC ELECTRICAL CHARACTERISTICS

0°C ≤ T<sub>amb</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>Input voltage<sup>1</sup></b>						
V <sub>IL</sub>	Low	V <sub>CC</sub> = 4.75V	2.0		0.8	V
V <sub>IH</sub>	High	V <sub>CC</sub> = 5.25V				
V <sub>IC</sub>	Clamp <sup>2</sup>	V <sub>CC</sub> = 4.75V, I <sub>IN</sub> = -12mA				-1.5
<b>Output voltage<sup>1</sup></b>						
V <sub>OL</sub>	Low <sup>3</sup>	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 8.0mA			0.5	V
<b>Input current</b>						
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V			-100	μA
I <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V			25	μA
<b>Output current</b>						
I <sub>OLK</sub>	Leakage <sup>4</sup>	V <sub>CC</sub> = 5.25V, V <sub>OUT</sub> = 5.5V			40	μA
<b>Supply current<sup>5</sup></b>						
I <sub>CC</sub>		V <sub>CC</sub> = 5.25V			190	mA
<b>Capacitance</b>						
C <sub>IN</sub>	Input	V <sub>CC</sub> = 5.0V			5	pF
C <sub>OUT</sub>	Output	V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V			8	pF

## NOTES:

- All voltage values are with respect to network ground.
- Test each input one at a time
- Measured with the logic Low stored. Output sink current is applied through a resistor to V<sub>CC</sub>.
- Measured with V<sub>IH</sub> applied to CE.
- I<sub>CC</sub> is measured with the Write Enable and Chip Enable inputs grounded, all other inputs at 0.45V, and the outputs open.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.

## TRUTH TABLE

MODE	CE	WE	I <sub>N</sub>	O <sub>N</sub>
Read	0	1	X	Stored Data
Write "0"	0	0	0	1
Write "1"	0	0	1	0
Disable	1	X	X	1

X = Don't care

# 576-bit TTL bipolar RAM (64 × 9)

82S09 / 82S09A

## AC ELECTRICAL CHARACTERISTICS


$R_1 = 600\Omega$ ,  $R_2 = 900\Omega$ ,  $C_L = 30\text{pF}$ ,  $0^\circ\text{C} \leq T_{\text{amb}} \leq +75^\circ\text{C}$ ,  $4.75\text{V} \leq V_{\text{CC}} \leq 5.25\text{V}$

SYMBOL	PARAMETER	TO	FROM	N82S09			N82S09A			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
<b>Access time</b>										
$t_{AA}$	Address	Output	Address			45			35	ns
$t_{CE}$	Chip Enable	Output	Output			30			25	ns
<b>Disable time<sup>1</sup></b>										
$t_{CD}$		Output	Chip Enable			30			25	ns
$t_{WA}$	Valid time	Output	Write Enable			30			25	ns
<b>Setup and hold time</b>										
$t_{WSA}^2$	Setup time	Write Enable	Address	5			5			ns
$t_{WHA}$	Hold time	Write Enable	Address	5			5			ns
$t_{WSD}$	Setup time	Write Enable	Data in	35			30			ns
$t_{WHD}$	Hold time	Write Enable	Data in	5			5			ns
$t_{WSC}$	Setup time	Write Enable	CE	5			5			ns
$t_{WHC}$	Hold time	Write Enable	CE	5			5			ns
<b>Pulse width<sup>3</sup></b>										
$t_{WP}^4$	Write Enable			35			35			ns


**NOTES:**

1. Measured at a delta of 0.5V from Logic level with  $R_1 = 750\Omega$ ,  $R_2 = 750\Omega$  and  $C_L = 5\text{pF}$ .
2. Measured with minimum  $t_{WP}$ .
3. Minimum required to guarantee a Write into the slowest bit.
4. Measured with minimum  $t_{WSA}$ .
5. The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.

### TEST LOAD CIRCUIT




### VOLTAGE WAVEFORMS



# 576-bit TTL bipolar RAM (64 × 9)

# 82S09 / 82S09A

## TIMING DIAGRAMS



## MEMORY TIMING DEFINITIONS

SYMBOL	PARAMETER
$t_{CE}$	Delay between beginning of Chip Enable Low (with Address valid) and when Data Output becomes valid.
$t_{CD}$	Delay between when Chip Enable becomes High and Data Output is in Off-State.
$t_{AA}$	Delay between beginning of valid Address (with Chip Enable Low) and when Data Output becomes valid.
$t_{WSC}$	Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
$t_{WHD}$	Required delay between end of Write Enable pulse and end of valid input data.
$t_{WP}$	Width of Write Enable pulse.
$t_{WSA}$	Required delay between beginning of valid Address and beginning of Write Enable pulse.
$t_{WSD}$	Required delay between beginning of valid Data Input and end of Write Enable pulse.
$t_{WHC}$	Required delay between end of Write Enable pulse and end of Chip Enable.
$t_{WHA}$	Required delay between end of Write Enable pulse and end of valid Address.
$t_{WR}$	Delay between end of Write Enable pulse and when Data Output becomes valid. (Assuming Address still valid.)
$t_{WA}$	Delay between beginning of Write Enable pulse and when Data Output reflects complement of Data Input.