EM27C512 512K (64K x 8) UVPROM

Features

- Functional Compatible to AMD's AM27C512
- Fast Read Access Time 45 ns
- Low-Power CMOS Operation
 - 100 µA Max Standby
 - 20 mA Max Active at 5 MHz
- JEDEC Standard Packages 28-lead ceramic DIP
- 5V ± 10% Supply
- High-Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 µs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial, Extended Temperature Ranges and Military Screening

1. Description

The EM27C512 is fabricated using high-density nonvolatile memory CMOS process and is assembled and tested in EM Semi approved assembly and test facilities. The device is offered in industrial, extended and a version screened to a military test flow.

The EM27C512 is a low-power, high-performance 524,288-bit UVPROM organized 64K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides high-speed, lower active power consumption, and significantly faster programming. Power consumption is typically only 8 mA in Active Mode and less than 10 µA in Standby.

The EM27C512 is available in industry-standard JEDEC-approved ceramic DIP packages. All devices feature two-line control (CE_{NOT} , OE_{NOT}) to give designers the flexibility to prevent bus contention.

With 64K byte storage capability, the EM27C512 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

EM27C512 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



2. Pin Configurations

Pin Name	Function
A0 – A15	Addresses
00 - 07	Outputs
CE _{NOT}	Chip Enable
OE _{NOT} /VPP	Output Enable/ Program Supply
NC	No Connect


2.1 28-lead Ceramic DIP Top View

		\bigcirc		
A15 🗆	1		28	□ vcc
A12 🗆	2		27	🗆 A14
A7 🗆	3		26	🗆 A13
A6 🗆	4		25	D A 8
A5 🗆	5		24	🗆 A 9
A4 🗆	6		23	DA11
A3 🗆	7		22	DE/VPP
A2 🗆	8		21	🗆 A10
A1 🗆	9		20	
A0 🗆	10		19	07
00 🗆	11		18	06
01 🗆	12		17	05
02	13		16	04
GND 🗆	14		15	03

3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute Maximum Ratings*

Temperature Under Bias55°C to + 125°C
Storage Temperature65°C to + 150°C
Voltage on Any Pin with
Respect to Ground2.0V to + 7.0V(1)
Voltage on A9 with
Respect to Ground2.0V to + 14.0V(1)
VPP Supply Voltage with
Respect to Ground2.0V to + 14.0V(1)

* NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V DC which may overshoot to +7.0 volts for pulses of less than 20 ns.

6. Operating Modes

Mode/Pin	CE _{NOT}	OE _{NOT} /VPP	Ai	Outputs
Read	VIL	VIL	Ai	Dout
Output Disable	VIL	Vін	X(1)	High Z
Standby	Vін	X(1)	Х	High Z
Rapid Program(2)	VIL	Vpp	Ai	DIN
PGM Inhibit	Vін	Vpp	X(1)	High Z
Product Identification(4)	VIL	VIL	A9 =VH(3) A0 = VIH or VIL A1 - A15 = VIL	Identification Code

Notes:

1. X can be Vi∟or Viн.

2. Refer to Programming Characteristics.

3. VH = 12.0 ± 0.5V.

4. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.

7. DC and AC Operating Conditions for Read Operation

		EM27C512				
		-45	-70 / -90			
	Industrial	-40°C - 85°C	-40°C - 85°C			
Operating Temp.(Case)	Extended	-45°C - 115°C	-45°C - 115°C			
	Military	-55°C - 125°C	-55°C - 125°C			
Vcc Supply		5V ± 10%	5V ± 10%			

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
	Input Load Current	V/m OV/ to V/co	Ind.		±1	μA
lu		$V_{IN} = 0V$ to V_{CC}	Ext. / Mil.		±5	μA
h			Ind.		±5	μA
Ilo	Output Leakage Current	Vout = 0V to Vcc	Ext. / Mil.		±10	μA
		IsB1(CMOS), $CE_{NOT} = Vcc \pm 0.3V$		100	μA	
lsв	Vcc (1) Standby Current	IsB2(TTL), CE _{NOT} = 2.0 to Vcc+0.5V			1	mA
lcc	Vcc Active Current	$f = 5 \text{ MHz}$, Iout= 0 mA, $CE_{NOT} = VIL$			20	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage			2.0	Vcc+ 0.5	V
Vol	Output Low Voltage	loL = 2.1 mA			0.4	V
Vон	Output High Voltage	Іон= -400 µА		2.4		V


Note: 1. Vcc must be applied simultaneously with or before OE_{NOT}/V_{PP} , and removed simultaneously with or after OE_{NOT}/V_{PP} .

9. AC Characteristics for Read Operation

			-4	45	-70	/ -90	-
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC(1)}	Address to Output Delay	$CE_{NOT} = OE_{NOT}/V_{PP} = V_{IL}$		45		70	ns
t _{CE(1)}	CE _{NOT} to Output Delay	$OE_{NOT}/V_{PP} = V_{IL}$		45		70	ns
t _{OE(1)}	OE _{NOT} /V _{PP} to Output Delay	$CE_{NOT} = V_{IL}$		20		30	ns
t _{DF(1)}	OE_{NOT}/V_{PP} or CE_{NOT} High to Output Float, Whichever Occurred First			20		25	ns
t _{OH}	Output Hold from Address, CE _{NOT} or OE _{NOT} /V _{PP} , Whichever Occurred First				7		ns

Note: 1. See AC Waveforms for Read Operation.

10. AC Waveforms for Read Operation(1)




Notes:


1. Timing measurement reference level is 1.5V for -45 devices. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{0L} = 0.8V$ and $V_{0H} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.

- 2. OE_{NOT}/V_{PP} may be delayed up to tce toe after the falling edge of CE_{NOT} without impact on tce.
- 3. OE_{NOT}/V_{PP} may be delayed up to tacc toE after the address is valid without impact on tacc.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

11. Input Test Waveforms and Measurement Levels



12. Output Test Load



Note:

1. C_L = 100 pF including jig capacitance, except for the -45 devices, where C_L = 30 pF.

13. Pin Capacitance


 $f = 1 \text{ MHz}, T = 25^{\circ}C$ (1)

Symbol	Тур	Typ Max Units		Conditions
CIN	4	6	pF	VIN= 0V
Соит	8	12	pF	Vout= 0V

Note:

1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

14. Programming Waveforms(1)



Notes:

1. The Input Timing Reference is 0.8V for V $_{\rm I\!L}$ and 2.0V for V $_{\rm I\!H}.$

2. TOE and TDFP are characteristics of the device but must be accommodated by the programmer.

15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $OE_{NOT}/V_{PP} = 13.0 \pm 0.25V$

			Lir	Limits	
Symbol	Parameter	Test Conditions	Min	Max	Units
Lu	Input Load Current	VIN= VIL, VIH		±10	μA
VIL	Input Low Level		-0.6	0.8	V
VIH	Input High Level		2.0	Vcc + 1	V
Vol	Output Low Voltage	lo∟= 2.1 mA		0.4	V
Vон	Output High Voltage	Іон = -400 µА	2.4		V
Icc2	Vcc Supply Current (Program and Verify)			25	mA
PP2	OE _{NOT} /VPPCurrent	CE _{NOT} = VIL		25	mA
Vid	A9 Product Identification Voltage		11.5	12.5	V

16. AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $OE_{NOT}/V_{PP} = 13.0 \pm 0.25V$

			Liı	nits	
Symbol	Parameter	Test Conditions(1)	Min	Мах	Units
t _{AS}	Address Setup Tim		2		μs
t _{OES}	OE _{NOT} /V _{PP} Setup Time		2		μs
t _{OEH}	OE _{NOT} /V _{PP} Hold Time	Input Rise and Fall Times	2		μs
t _{DS}	Data Setup Time	(10% to 90%) 20 ns	2		μs
t _{AH}	Address Hold Time	Input Pulse Levels	0		μs
t _{DH}	Data Hold Time	0.45V to 2.4V	2		μs
t _{DFP}	CE _{NOT} High to Output Float Delay ₍₂₎	Input Timing Reference Level	0	130	ns
t _{VCS}	V _{CC} Setup Time	0.8V to 2.0V	2		μs
t _{PW}	CE _{NOT} Program Pulse Width ₍₃₎	Output Timing Reference Level	95	105	μs
t _{DV}	Data Valid from CE _{NOT(2)}	0.8V to 2.0V		1	μs
t _{VR}	OE _{NOT} /V _{PP} Recovery Time		2		μs
t _{PRT}	OE _{NOT} /V _{PP} Pulse Rise Time During Programming		50		ns

Notes:

1. Vcc must be applied simultaneously or before OE_{NOT}/V_{PP} and removed simultaneously or after OE_{NOT}/V_{PP} .

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.


3. Program Pulse width tolerance is 100 μsec ± 5%.

17. EM27C512 Integrated Product Identification Code


		Pins							Hex	
Codes	A0	07	06	05	04	03	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

18. Rapid Programming Algorithm

A 100 μ s CE_{NOT} pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and OE_{NOT}/VPP is raised to 13.0V. Each address is first programmed with one 100 μ s CE_{NOT} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE_{NOT}/VPP is then lowered to VIL and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



19. Ordering Information



© EM Semi. 2009

EM Semi makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of EM are granted by the Company in connection with the sale of EM products, expressly or by implication. EM's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of the corresponding companies.

Terms and product names in this document may be trademarks of others.