





## 2149H 1024 x 4-BIT STATIC RAM

|                                   | 2149H-2 | 2149H-3 | 2149H | 2149HL-3 | 2149HL |
|-----------------------------------|---------|---------|-------|----------|--------|
| Max. Address Access Time (ns)     | 45      | 55      | 70    | 55       | 70     |
| Max. Chip Select Access Time (ns) | 20      | 25      | 30    | 25       | 30     |
| Max. Active Current (mA)          | 180     | 180     | 180   | 125      | 125    |

- Fast Chip Select Access Time—20ns Maximum
- HMOS II Technology
- Equal Access and Cycle Times
- Completely Static Memory—No Clock or Timing Strobe Required
- High Density 18-Pin Package
- Common Data Input and Output
- Three-State Output
- Single +5V Supply
- Automatic Power-Down 2148H Available

The Intel® 2149H is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using HMOS II, a high performance MOS technology. It provides a maximum chip select access time as low as 20 ns instead of an automatic power-down feature. This fast chip select access time feature increases system throughput. An automatic power-down companion, the 2148H, is available for power critical applications.

The 2149H is assembled in an 18-pin package configured with the industry standard 1Kx4 pinout. It is directly TTL compatible in all respects: inputs, outputs and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data.



### PIN NAMES

|                                    |                   |
|------------------------------------|-------------------|
| A <sub>0</sub> -A <sub>9</sub>     | ADDRESS INPUTS    |
| WE                                 | WRITE ENABLE      |
| CS                                 | CHIP SELECT       |
| I/O <sub>1</sub> -I/O <sub>4</sub> | DATA INPUT/OUTPUT |
| V <sub>CC</sub>                    | POWER (+5V)       |
| GND                                | GROUND            |

### TRUTH TABLE

| CS | WE | MODE         | I/O              |
|----|----|--------------|------------------|
| H  | X  | NOT SELECTED | HIGH-Z           |
| L  | L  | WRITE        | D <sub>IN</sub>  |
| L  | H  | READ         | D <sub>OUT</sub> |

Figure 1. 2149H Block Diagram

Figure 2. 2149H Pin Diagram

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias . . . . . - 10°C to + 85°C  
 Storage Temperature . . . . . - 65°C to + 150°C  
 Voltage on Any Pin with  
 Respect to Ground . . . . . - 3.5V to + 7V  
 D.C. Continuous Output Current . . . . . 20 mA  
 Power Dissipation . . . . . 1.2W

\* COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS<sup>(1)</sup>**

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = +5V ± 10% unless otherwise noted.

| Symbol          | Parameter                           | 2149H/H-2/H-3 |                    | 2149HL/HL-3 |      | Unit | Test Conditions |                    |   |
|-----------------|-------------------------------------|---------------|--------------------|-------------|------|------|-----------------|--------------------|---|
|                 |                                     | Min.          | Typ <sup>(2)</sup> | Max.        | Min. |      |                 | Typ <sup>(2)</sup> | Max.  |
| I <sub>LI</sub> | Input Load Current (All Input Pins) |               | 0.01               | 10          |      | 0.01 | 10              | μA                 | V <sub>CC</sub> = max, V <sub>IN</sub> = GND to V <sub>CC</sub>                           |
| I <sub>LO</sub> | Output Leakage Current              |               | 0.1                | 50          |      | 0.1  | 50              | μA                 | $\overline{CS}$ = V <sub>IH</sub> , V <sub>CC</sub> = max, V <sub>OUT</sub> = GND to 4.5V |
| I <sub>CC</sub> | Operating Current                   |               | 120                | 180         |      | 90   | 125             | mA                 | V <sub>CC</sub> = max, $\overline{CS}$ = V <sub>IL</sub> , Outputs Open                   |
| V <sub>IL</sub> | Input Low Voltage                   | -3.0          |                    | 0.8         | -3.0 |      | 0.8             | V                  |   |
| V <sub>IH</sub> | Input High Voltage                  | 2.0           |                    | 6.0         | 2.0  |      | 6.0             | V                  |   |
| V <sub>OL</sub> | Output Low Voltage                  |               |                    | 0.4         |      |      | 0.4             | V                  | I <sub>OL</sub> = 8 mA  |
| V <sub>OH</sub> | Output High Voltage                 | 2.4           |                    |             | 2.4  |      |                 | V                  | I <sub>OH</sub> = -4.0 mA   |
| I <sub>OS</sub> | Output Short Circuit Current        |               | ±150               | ±200        |      | ±150 | ±200            | mA                 | V <sub>OUT</sub> = GND to V <sub>CC</sub>   |

**Notes:**

- The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute. Typical thermal resistance values of the package at maximum temperatures are:  
 θ<sub>JA</sub> (@ 400 fpm air flow) = 40° C/W  
 θ<sub>JA</sub> (still air) = 70° C/W  
 θ<sub>JC</sub> = 25° C/W
- Typical limits are at V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C, and Load A.


**A.C. TEST CONDITIONS**

|  |                  |
|--|------------------|
| Input Pulse Levels                       | GND to 3.0 Volts |
| Input Rise and Fall Times                | 5 nsec           |
| Input and Output Timing Reference Levels | 1.5 Volts        |
| Output Load                              | See Load A.      |

**CAPACITANCE<sup>(3)</sup>**

T<sub>A</sub> = 25°C, f = 1.0 MHz

| Symbol          | Parameter                   | Max. | Unit | Conditions            |
|-----------------|-----------------------------|------|------|-----------------------|
| C <sub>IN</sub> | Address/Control Capacitance | 5    | pF   | V <sub>IN</sub> = 0V  |
| C <sub>IO</sub> | Input/Output Capacitance    | 7    | pF   | V <sub>OUT</sub> = 0V |





**Note 3.** This parameter is sampled and not 100% tested.

**A.C. CHARACTERISTICS**
 $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 10\%$  unless otherwise noted.

**READ CYCLE**

| Symbol    | Parameter                            | 2149H-2 |      | 2149H-3/HL-3 |      | 2149H/HL |      | Unit | Test Conditions |
|-----------|--------------------------------------|---------|------|--------------|------|----------|------|------|-----------------|
|           |                                      | Min.    | Max. | Min.         | Max. | Min.     | Max. |      |                 |
| $t_{RC}$  | Read Cycle Time                      | 45      |      | 55           |      | 70       |      | ns   |                 |
| $t_{AA}$  | Address Access Time                  |         | 45   |              | 55   |          | 70   | ns   |                 |
| $t_{ACS}$ | Chip Select Access Time              |         | 20   |              | 25   |          | 30   | ns   |                 |
| $t_{OH}$  | Output Hold from Address Change      | 5       |      | 5            |      | 5        |      | ns   |                 |
| $t_{LZ}$  | Chip Selection Output in Low Z       | 5       |      | 5            |      | 5        |      | ns   | Note 3, 4       |
| $t_{HZ}$  | Chip Deselection to Output in High Z | 0       | 15   | 0            | 15   | 0        | 15   | ns   | Note 3, 4       |

**WAVEFORMS**
**READ CYCLE No. 1<sup>(1), 2)</sup>**

**READ CYCLE No. 2<sup>(3)</sup>**

**Notes:**

- $\overline{WE}$  is high for Read Cycles.
- Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- At any given temperature and voltage condition,  $t_{HZ}$  max. is less than  $t_{LZ}$  min. both for a given device and from device to device.
- Transition is measured  $\pm 500$  mV from high impedance voltage with Load B. This parameter is sampled and not 100% tested.


**A.C. CHARACTERISTICS (continued)**

**WRITE CYCLE**


| Symbol          | Parameter                         | 2149H-2 |      | 2149H-3/HL-3 |      | 2149H/HL |      | Unit | Test Conditions |
|-----------------|-----------------------------------|---------|------|--------------|------|----------|------|------|-----------------|
|                 |                                   | Min.    | Max. | Min.         | Max. | Min.     | Max. |      |                 |
| t <sub>wc</sub> | Write Cycle Time                  | 45      |      | 55           |      | 70       |      | ns   |                 |
| t <sub>cw</sub> | Chip Selection to End of Write    | 40      |      | 50           |      | 65       |      | ns   |                 |
| t <sub>aw</sub> | Address Valid to End of Write     | 40      |      | 50           |      | 65       |      | ns   |                 |
| t <sub>as</sub> | Address Setup Time                | 0       |      | 0            |      | 0        |      | ns   |                 |
| t <sub>wp</sub> | Write Pulse Width                 | 35      |      | 40           |      | 50       |      | ns   |                 |
| t <sub>wr</sub> | Write Recovery Time               | 5       |      | 5            |      | 5        |      | ns   |                 |
| t <sub>dw</sub> | Data Valid to End of Write        | 20      |      | 20           |      | 25       |      | ns   |                 |
| t <sub>dh</sub> | Data Hold Time                    | 0       |      | 0            |      | 0        |      | ns   |                 |
| t <sub>wz</sub> | Write Enabled to Output in High Z | 0       | 15   | 0            | 20   | 0        | 25   | ns   | Note 2          |
| t <sub>ow</sub> | Output Active from End of Write   | 0       |      | 0            |      | 0        |      | ns   | Note 2          |

**WAVEFORMS**

**WRITE CYCLE No. 1 ( $\overline{WE}$  CONTROLLED)**



**WRITE CYCLE No. 2 ( $\overline{CS}$  CONTROLLED)**



**Notes:**

1. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.
2. Transition is measured  $\pm 500$  mV from high impedance voltage with Load B. This parameter is sampled and not 100% tested.