

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**

**DESCRIPTION**


The Mitsubishi M5M27C201P,FP,J,VP,RV are high-speed 2097152-bit one time programmable read only memories. They are suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C201P, FP, J, VP, RV are fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and are available in 32 pin plastic packages (DIP, SOP, PLCC) and 40 pin plastic packages (TSOP).

**FEATURES**


- 262114 word × 8 bit organization
- Package DIP..... M5M27C201P
- SOP (525mil) ..... M5M27C201FP
- PLCC..... M5M27C201J
- TSOP..... M5M27C201VP
- TSOP (Reverse)..... M5M27C201RV
- Access time M5M27C201P-12..... 120ns (max.)
- M5M27C201P-15..... 150ns (max.)
- Two line control  $\overline{OE}$ ,  $\overline{CE}$
- Low power current (Icc) : Active ..... 30mA (max.)  
(Is<sub>B2</sub>) : Stand-by ..... 0.1mA (max.)
- Single 5V power supply (read operation)
- Programming voltage..... 12.5V
- 3 State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP, PLCC, Pin-compatible with 2Mbit EPROM
- Byte programming algorithm
- Page programming algorithm

**APPLICATION**


Microcomputer systems and peripheral equipment

**PIN CONFIGURATION (TOP VIEW)**


Outline 32P4 (DIP : P)  
32P2M-A (SOP : FP)



Outline 32P0 (PLCC : J)




Outline 40P3J-A (TSOP : VP)



Outline 40P3J-B (TSOP : RV)

NC : NO CONNECTION

**M5M27C201P,FP,J,VP,RV-12,-15**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**BLOCK DIAGRAM**

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**

**FUNCTION****Read**

Set the  $\overline{CE}$  and  $\overline{OE}$  terminals to the read mode (low level). Low level input to  $\overline{CE}$  and  $\overline{OE}$  and address signals to the address inputs ( $A_0 \sim A_{17}$ ) make the data contents of the designated address location available at the data input/output ( $D_0 \sim D_7$ ). When the  $\overline{CE}$  or  $\overline{OE}$  signal is high, data input/output are in a floating state.

When the  $\overline{CE}$  signal is high, the device is in the stand by mode or power-down mode.

**Programming****(Byte programming algorithm)**

The M5M27C201P, FP, J, VP, RV enter the byte programming mode when 12.5V is supplied to the  $V_{PP}$  power supply input,  $\overline{CE}$  is at low level and  $\overline{OE}$  is at high level. A location is designated by address signals ( $A_0 \sim A_{17}$ ), and the data to be programmed must be applied at 8-bits in parallel to the data inputs ( $D_0 \sim D_7$ ). In this state, byte programming is completed when  $\overline{PGM}$  is at low level.

**(Page programming algorithm)**

Page programming feature of the M5M27C201P, FP, J, VP, RV allows 4 bytes of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is,  $A_2$  through  $A_{17}$  must not change. At first, the M5M27C201P, FP, J, VP, RV enter the page data latch mode when  $V_{PP} = 12.5V$ ,  $\overline{CE} = "H"$ ,  $\overline{OE} = "L"$  and  $\overline{PGM} = "H"$ . The four locations in same page are designated by address signals ( $A_0$ ,  $A_1$  change) and the data to be programmed must be applied to each location at 8-bits in parallel to the data inputs ( $D_0 \sim D_7$ ). In this state, the data (4-bytes) latch is completed. Then the M5M27C201P, FP, J, VP, RV enter the page programming mode when  $\overline{OE} = "H"$ . In this state, page (4-bytes) programming is completed when  $\overline{PGM} = "L"$ .

**Erase**

The M5M27C201P, FP, J, VP, RV cannot be erased, because they are packaged in plastic without transparent lid.

**MODE SELECTION**

Mode	Pins	$\overline{CE}$	$\overline{OE}$	PGM	$V_{PP}$	Vcc	Data I/O
Read		V <sub>IL</sub>	V <sub>IL</sub>	X*	5V	5V	Data out
Output disable		V <sub>IL</sub>	V <sub>IH</sub>	X*	5V	5V	Floating
Stand-by (Power down)		V <sub>IH</sub>	X*	X*	5V	5V	Floating
Byte program		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	12.5V	6V	Data in
Program verify		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	12.5V	6V	Data out
Page data latch		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	12.5V	6V	Data in
Page program		V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	12.5V	6V	Floating
Program inhibit		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	12.5V	6V	Floating
		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	12.5V	6V	
		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	12.5V	6V	
		V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	12.5V	6V	

\* : X can be either V<sub>IL</sub> or V<sub>IH</sub>

**ABSOLUTE MAXIMUM RATINGS (Note 1)**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>I1</sub>	All input or output voltage except $V_{PP}$ , $A_S$	With respect to Ground	-0.6~7	V
V <sub>I2</sub>	$V_{PP}$ supply voltage		-0.6~14.0	V
V <sub>I3</sub>	$A_S$ supply voltage		-0.6~13.5	V
T <sub>opr</sub>	Operating temperature		-10~80	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

Note 1 : Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**

**READ OPERATION**

**DC ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ ,  $V_{pp} = V_{cc}$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$I_{LI}$	Input leakage current	$V_{IN} = 0 \sim V_{cc}$			10	$\mu\text{A}$
$I_{LO}$	Output leakage current	$V_{OUT} = 0 \sim V_{cc}$			10	$\mu\text{A}$
$I_{PP1}$	$V_{pp}$ current read/stand-by	$V_{pp} = V_{cc} = 5.5V$		1	100	$\mu\text{A}$
$I_{SB1}$	$V_{cc}$ current stand-by	$CE = V_{IH}$			1	$\text{mA}$
$I_{SB2}$		$CE = V_{cc}$		1	100	$\mu\text{A}$
$I_{CC1}$	$V_{cc}$ current active	$CE = \bar{OE} = V_{IL}$ , DC, $I_{OUT} = 0\text{mA}$			30	$\text{mA}$
$I_{CC2}$		$CE = V_{IL}$ , $f = 8.3\text{MHz}$ , $I_{OUT} = 0\text{mA}$			30	$\text{mA}$
$V_{IL}$	Input low voltage			-0.1	0.8	V
$V_{IH}$	Input high voltage			2.2	$V_{cc} + 1$	V
$V_{OL}$	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
$V_{OH}$	Output high voltage	$I_{OH} = -400 \mu\text{A}$		2.4		V

Note 2 : Typical values are at  $T_a = 25^\circ\text{C}$  and normal supply voltages

**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{cc} = 5V \pm 10\%$ ,  $V_{pp} = V_{cc}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits				Unit	
			M5M27C201P-12		M5M27C201P-15			
			Min	Max	Min	Max		
$t_a$ (AD)	Address to output delay	$CE = \bar{OE} = V_{IL}$		120		150	ns	
$t_a$ (CE)	$CE$ to output delay	$\bar{OE} = V_{IL}$		120		150	ns	
$t_a$ (OE)	Output enable to output delay	$CE = V_{IL}$		60		60	ns	
$t_{DF}$	Output enable high to output float	$CE = V_{IL}$	0	50	0	50	ns	
$t_{OH}$	Output hold from $CE$ , $OE$ or address		0		0		ns	


Note 3 :  $V_{cc}$  must be applied simultaneously  $V_{pp}$  and removed simultaneously  $V_{pp}$

**AC WAVEFORMS**

Test conditions for A.C. characteristics  
Input voltage :  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$   
Input rise and fall times :  $\leq 10\text{ns}$   
Reference voltage at timing measurement : 1.5V

Output load : 1 TTL gate + CL (100pF)

or

**CAPACITANCE**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{IN}$	Input capacitance (Address, CE, OE, PGM)				15	pF
$C_{OUT}$	Output capacitance	$T_a = 25^\circ\text{C}$ , $f = 1\text{MHz}$ , $V_i = V_o = 0V$			15	pF

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**

**PROGRAM OPERATION****BYTE PROGRAMMING ALGORITHM**

First set  $V_{CC} = 6V$ ,  $V_{PP} = 12.5V$  and then set an address to first address to be programmed. After applying 0.2ms program pulse ( $\overline{PGM}$ ) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with  $V_{CC} = V_{PP} = 5V$ .

**DC ELECTRICAL CHARACTERISTICS** ( $T_a = 25 \pm 5^\circ C$ ,  $V_{CC} = 6V \pm 0.25V$ ,  $V_{PP} = 12.5V \pm 0.3V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>L1</sub>	Input leakage current	$V_{IN} = 0 \sim V_{CC}$			10	$\mu A$
V <sub>OL</sub>	Output low voltage (verify)	$I_{OL} = 2.1mA$			0.45	V
V <sub>OH</sub>	Output high voltage (verify)	$I_{OH} = -400 \mu A$		2.4		V
V <sub>IL</sub>	Input low voltage			-0.1	0.8	V
V <sub>IH</sub>	Input high voltage			2.2	$V_{CC}$	V
I <sub>CC</sub>	$V_{CC}$ supply current				30	$mA$
I <sub>PP</sub>	$V_{PP}$ supply current	$\overline{PGM} = V_{IL}$			30	$mA$


**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 25 \pm 5^\circ C$ ,  $V_{CC} = 6V \pm 0.25V$ ,  $V_{PP} = 12.5V \pm 0.3V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>AS</sub>	Address setup time			2		$\mu s$
t <sub>OES</sub>	$\overline{OE}$ setup time			2		$\mu s$
t <sub>DS</sub>	Data setup time			2		$\mu s$
t <sub>AH</sub>	Address hold time			0		$\mu s$
t <sub>DH</sub>	Data hold time			2		$\mu s$
t <sub>DFF</sub>	Chip enable to output float delay		0		130	ns
t <sub>VCS</sub>	$V_{CC}$ setup time			2		$\mu s$
t <sub>VPS</sub>	$V_{PP}$ setup time			2		$\mu s$
t <sub>PW</sub>	$\overline{PGM}$ initial program pulse width		0.19	0.2	0.21	ms
t <sub>OPW</sub>	$\overline{PGM}$ over program pulse width		0.19		5.25	ms
t <sub>CES</sub>	$\overline{CE}$ setup time			2		$\mu s$
t <sub>OE</sub>	Data valid from $\overline{OE}$				150	ns

Note 4 :  $V_{CC}$  must be applied simultaneously  $V_{PP}$  and removed simultaneously  $V_{PP}$ .

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**


**AC WAVEFORMS**

Test conditions for A.C. characteristics

Input voltage : V<sub>IL</sub> = 0.45V, V<sub>IH</sub> = 2.4V

Input rise and fall time : (10 %~90 %) : ≤ 20ns


Reference voltage at timing measurement : Input, Output  
"L" = 0.8V, "H" = 2V

**BYTE PROGRAMMING ALGORITHM  
FLOW CHART**


**PAGE PROGRAMMING ALGORITHM**

First set  $V_{CC} = 6V$ ,  $V_{PP} = 12.5V$  and then set an address to first page address to be programmed. After data of 4 bytes are latched, these latch data are programmed simultaneously by applying 0.2ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse - then - verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with  $V_{CC} = V_{PP} = 5V$ .

**PAGE PROGRAMMING ALGORITHM****FLOW CHART**\*  $4.5V \leq V_{CC} = V_{PP} \leq 5.5V$

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**


**DC ELECTRICAL CHARACTERISTICS** ( $T_a = 25 \pm 5^\circ\text{C}$ ,  $V_{cc} = 6V \pm 0.25V$ ,  $V_{pp} = 12.5V \pm 0.3V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$I_{L1}$	Input leakage current	$V_{IN} = 0V \sim V_{cc}$			10	$\mu A$
$V_{OL}$	Output low voltage (verify)	$I_{OL} = 2.1\text{mA}$			0.45	V
$V_{OH}$	Output high voltage (verify)	$I_{OH} = -400 \mu A$		2.4		V
$V_{IL}$	Input low voltage			-0.1	0.8	V
$V_{IH}$	Input high voltage			2.2	$V_{cc}$	V
$I_{cc}$	$V_{cc}$ supply current				30	$\text{mA}$
$I_{PP}$	$V_{pp}$ supply current	$PGM = V_{IL}$			100	$\text{mA}$

**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 25 \pm 5^\circ\text{C}$ ,  $V_{cc} = 6V \pm 0.25V$ ,  $V_{pp} = 12.5V \pm 0.3V$ , unless otherwise noted)

symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{AS}$	Address setup time			2		$\mu s$	
$t_{OE}$	$\overline{OE}$ setup time			2		$\mu s$	
$t_{DS}$	Data setup time			2		$\mu s$	
$t_{AH}$	Address hold time			0		$\mu s$	
$t_{AHL}$				2		$\mu s$	
$t_{DH}$	Data hold time			2		$\mu s$	
$t_{DFF}$	$\overline{OE}$ to output float delay			0	130	ns	
$t_{VCS}$	$V_{cc}$ setup time			2		$\mu s$	
$t_{VPS}$	$V_{pp}$ setup time			2		$\mu s$	
$t_{PW}$	$PGM$ initial program pulse width			0.19	0.2	0.21	ms
$t_{OPW}$	$PGM$ over program pulse width			0.19		5.25	ms
$t_{CES}$	$\overline{CE}$ setup time			2		$\mu s$	
$t_{OE}$	Data valid from $\overline{OE}$				150	ns	
$t_{LW}$	Data latch time			1		$\mu s$	
$t_{PGMS}$	$PGM$ setup time			2		$\mu s$	
$t_{CEH}$	$\overline{CE}$ hold time			2		$\mu s$	
$t_{OEH}$	$\overline{OE}$ hold time			2		$\mu s$	

Note 5 :  $V_{cc}$  must be applied simultaneously  $V_{pp}$  and removed simultaneously  $V_{pp}$ .

**AC WAVEFORMS**

**M5M27C201P,FP,J,VP,RV-12,-15**

**2097152-BIT(262144-WORD BY 8-BIT)  
CMOS ONE TIME PROGRAMMABLE ROM**

**DEVICE IDENTIFIER MODE**

The Device Identifier Mode allows the reading of a binary code from the OTP ROM that identifies the manufacturer and device type.

The PROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

**M5M27C201P, FP, J, VP, RV DEVICE IDENTIFIER CODE**

Code \ Pin	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hex Data
Manufacturer code	V <sub>IL</sub>	0	0	0	1	1	1	0	0	1C
Device code	V <sub>IH</sub>	1	0	0	0	1	0	1	0	8A

Note 6 : A<sub>9</sub> = 12.0 ± 0.5V

A<sub>1</sub>~A<sub>8</sub>, A<sub>10</sub>~A<sub>17</sub>,  $\bar{CE}$ ,  $\bar{OE}$  = V<sub>IL</sub>,  $\bar{PGM}$  = V<sub>IH</sub>  
V<sub>CC</sub> = V<sub>PP</sub> = 5V ± 10 %.

**RECOMMENDED SCREENING CONDITION**

The following screening test is recommended before using.

