#### Features

- Fast Read Access Time 150ns
- 5V ± 10% supply
- High Reliability
- Low Power
  - 100mA max. Active 40mA max. Standby
- Fast Programming 4ms/byte typ.
- JEDEC Approved Industry Standard Pinout
- Two-line Control
- TTL Compatible
- Integrated Product Identification Code
- Full Military, Commercial and Industrial Temperature Ranges

## Description

The ATMEL 27256 is a 262,144 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized 32K × 8. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 150ns, making this part compatible with high performance microprocessor systems by eliminating the need for performance reducing WAIT states.

The AT27256 comes in an industry standard JEDEC-approved 28-pin package. The device features a two-line control  $(\overline{CE}, \overline{OE})$  to give designers the flexibility to prevent bus contention.

With a high density 32K byte storage capability, the AT27256 allows firmware to be stored reliably and to be quickly accessed by the system without the delays of mass storage media.

ATMEL's 27256 has additional features to ensure high quality and efficient producton use. The fast programming algorithm reduces the time required to program the chip and guarantees reliable programming. The Integrated Product Identification Code electronically identifies the device and manufacturing origin. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

The AT27256 is manufactured with a high quality and high performance 1.5 micron floating-poly EPROM technology.

#### Block Diagram Pin Configuration DATA OUTPUTS 0,-0 28 VCC 27 A A 14 26 A A 13 25 A 8 24 A A 9 23 A A 10 22 O E 21 A A 10 20 O E 19 O 7 18 O 0 16 17 O 0 0 16 O 0 4 15 O 0 3 ΟE OE. CE AND PROGRAM **OUTPUT BUFFERS** LOGIC Y-GATING DECODER 12 DECODER CELL MATRIX IDENTIFICATION PIN NAMES A<sub>0</sub> - A<sub>14</sub> ADDRESSES CE CHIP ENABLE **OUTPUT ENABLE** ŌE O<sub>0</sub> - O<sub>7</sub> **OUTPUTS**



# D.C. and A.C. Operating Conditions for Read Operation

	27256-15	27256-17	27256-20	27256-25
Operating Temp- erature Range	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Vcc Power Supply <sup>1,2</sup>	5V±5% 5V±10%	5V±5% 5V±10%	5V±10%	5V±10%

## D.C. Characteristics for Read Operation

Symbol	Parameter	Min	Max	Units	Test Conditions
lu	Input Load Current		10	$\mu A$	VIN=0 to 5.5V
lLO	Output Leakage Current		10	μΑ	Vout=0 to 5.5V
IPP1 <sup>2</sup>	VPP Current Read/Standby		5	mA	VPP=5.5V
ICC1 <sup>2</sup>	Vcc Current Standby		40	mΑ	CE=ViH
Icc2 <sup>2</sup>	Vcc Current Active		100	mA	CE=OE=VIL VPP=VCC
VIL	Input Low Voltage	1	+.8	٧	
Vін	Input High Voltage	2.0	Vcc+1	٧	
Vol	Output Low Voltage		.45	٧	IoL=2.1mA
Vон	Output High Voltage	2.4		٧	Ioн=-400μA
V <sub>PP</sub> <sup>2</sup>	VPP Read Voltage	3.8	Vcc	٧	Vcc=5V±0.25V

#### Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- VPP may be connected directly to Vcc, except during programming. The supply current would then be the sum of Icc and IPP1.

## A.C. Characteristics for Read Operation

Symbol	Parameter	27256-15 Min Max	27256-17 Min Max	27256-20 Min Max	27256-25 Min Max	Units	Test Cond.
tacc	Address to Output Delay	150	170	200	250	ns	CE=OE= VIL
tce	ČE to Output Delay	150	170	200	250	ns	CE=VIL
toe	OE to Output Delay	70	70	75	100	ns	CE=VIL
tDF <sup>2,5</sup>	OE or CE High to Output Float	50	50	55	60	ns	CE=VIL
tон	Output Hold from Address, CE or OE, whichever occurred first	0	0	0	0	ns	CE=OE= VIL

## Absolute Maximum Ratings\*

Temperature Under Bias Storage Temperature	−10° C to +80° C −65° C to +125° C
All Input or Output Voltages w/Respect to Ground Voltage on Pin 24	-0.6V to +6.25V
w/Respect to Ground  VPP Supply Voltage	-0.6V to +13.5V
w/Respect to Ground	-0.6V to +14.0V



256K (32K × 8) **UV ERASABLE PROM** 

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Operating Modes**

PIN			Ai	VPP	Vcc	Outputs
MODE	(20)	(22)		(1)	(28)	(11-13,15-19)
Read	VIL	VIL	Ai	Vcc	Vcc	<b>D</b> out
Output Disable	VIL	Vін	X <sup>(1)</sup>	Vcc	Vcc	High Z
Standby	Vıн	Χ	X	Vcc	<b>V</b> cc	High Z
Fast PGM(2)	VIL	ViH	Ai	VPP	Vcc	DIN
PGM Verify	Χ	Vil	Ai	$V_{PP}$	Vcc	Dout
PGM Inhibit	ViH	ViH	Χ	<b>V</b> PP	Vcc	High Z
Product Identification	VIL	VIL	(3.4) A9 = VH A0 = VIH OT VIL A1-A14 = VIL	Vcc	Vcc	Identification Code

#### Notes:

- 1. X can be VIL or VIH.
- 2. Refer to programming characteristics
- $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All A<sub>I</sub> inputs are held low (VIL), except A<sub>9</sub> which is set to VH and A<sub>0</sub> which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.

#### **Erasure Characteristics**

## D.C. Programming Characteristics

 $T_A=25\pm5^{\circ}C$ ,  $V_{CC}=6.0\pm0.25V$ ,  $V_{PP}=12.5\pm0.5V$ 

Symbol	Parameter	Lir Min	nits Max	Unit	Test Conditions (see note 1)
lu	Input Current (All Inputs)		10	μA	VIN=VIL or VIH
VIL	Input Low Level (All Inputs)	-0.1	0.8	٧	
ViH	Input High Level	2.0	Vcc+1	٧	
VoL	Output Low Voltage During Verify		0.45	٧	loL=2.1mA
<b>V</b> 0H	Output High Voltage During Verify	2.4		٧	Іон=-400μА
Icc2	Vcc Supply Current (Program & Verify)		100	mA	
IPP2	VPP Supply Current (Program)		30	mΑ	CE=VIL
<b>V</b> ID	As Product Iden- tification Voltage	11.5	12.5	٧	

## A.C. Programming Characteristics

 $T_A=25\pm5^{\circ}C$ ,  $V_{CC}=6.0\pm0.25V$ ,  $V_{PP}=12.5\pm0.5V$ 

		ı	Limits	3		Test Conditions*
Symbol	Parameter	Min	Тур	Max	Unit	(see note 1)
tas	Address Setup Time	2			μS	
toes	OE Setup Time	2			μS	
tos	Data Setup Time	2			$\mu$ S	
tah	Address Hold Time	0			μS	
tDH	Data Hold Time	2			μS	
tDFP	OE High to Output Float Delay	0		130	ns	(see Note 2)
tvps	VPP Setup Time	2			μS	
tvcs	Vcc Setup Time	2			μS	
tpw	CE Initial Program Pulse Width	0.95	1.0	1.05	ms	(see Note 3)
topw	CE Overprogram Pulse Width	2.85		78.75	ms	(see Note 4)
toe	Data Valid from $\overline{\text{OE}}$			150	ns	

#### \*A.C. Conditions of Test

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

#### Notes:

- Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
- 3. Initial Program Pulse width tolerance is 1 msec±5%.
- 4. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.

### ATMEL's 27256 Integrated Product Identification Code

Pins Codes	A0 (10)				04 (16)				00 (11)	Hex Data
Manufacturer	0	0	0	1	0	1	0	0	1	29
Device Type	1	0	0	0	0	0	1	0	0	04


## **Fast Programming Algorithm**

Two  $\overline{\text{CE}}$  pulse widths are used to program; initial and overprogram. Ai are set to address the desired byte. Vcc is raised to 6.0V and VPP<sup>(1)</sup> is raised to 12.5V. The first  $\overline{\text{CE}}$  pulse is 1ms. The programmed byte is then verified. If the byte programmed successfully, then an overprogram  $\overline{\text{CE}}$  pulse is applied for 3ms. If the byte fails to program after the first 1ms pulse, then up to 25 successive 1ms pulses are applied with a verification after each pulse. When the byte passes verification, the overprogram pulse width is 3X (times) the number of 1ms pulses required earlier (75ms max.).


If the part fails to verify after 25 1ms pulses have been applied, it is considered as failed. After the first byte is programmed, the Ai are set to the next address repeating the algorithm until all required addresses are programmed. Then VCC and VPP<sup>(1)</sup> are lowered to 5.0V. All bytes subsequently are read to compare with the original data to determine if the device passes or fails.

#### Notes:

1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.




## A.C. Waveforms<sup>1</sup>




#### Notes:

- 1. Timing measurement references are 0.8V and 2.0V. Input A.C. Driving Levels are 0.45V and 2.4V, unless otherwise specified.
- 2. tof is specified from OE or CE, whichever occurs first.
- 3.  $\overline{\text{OE}}$  may be delayed up tce toe after the falling edge of  $\overline{\text{CE}}$  without impact on tce.
- 4.  $\overline{\text{OE}}$  may be delayed up to tacc toe after the address is valid without impact on tacc.
- 5. This parameter is only sampled and is not 100% tested.




## **Programming Waveforms**<sup>1</sup>




#### Notes:

- 1. The Input Timing Reference Level is 0.8V for VIL and 2V for VIH.
- 2. When programming the 27256, a 0.1uF capacitor is required across VPP and ground to supress spurious voltage transients which can damage the device.
- 3. toe and topp are characteristics of the device but must be accommodated by the programmer.



### **Ordering Information**

#### EPROMs + EEPROMs - EXAMPLE: AT27256-15 DM1B





**@ATMEL CORPORATION 1985** 

ATMEL Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an ATMEL Corporation product. No other circuit patent licenses are implied.

ATMEL Corporation's products are not authorized for use as critical components in life support devices or systems.

August 1985

ORDER NO. 27256-0001

ATMEL CORPORATION 2095 Ringwood Ave., San Jose. CA 95131 (408) 434-9201

1224 Mich