

MM5280 4096-Bit (4096 × 1) Dynamic RAM

General Description

National's MM5280 is a 4096 word by 1 bit dynamic RAM. It incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The MM5280 must be refreshed every 2 ms. This can be accomplished by performing a read cycle at each of the 64 row addresses (A0–A5). The chip select input can be either high or low for refresh.


The MM5280 has been designed with minimum production costs as a prime criterion. It is fabricated using N-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The MM5280 uses a single transistor cell to minimize the device area. The single device cell, along with unique design features

in the on-chip peripheral circuits, yields a high performance memory device.

Features

- Organization: 4096 × 1
- Access time 200 ns maximum
- Cycle time 400 ns minimum
- Easy system interface
 - One high voltage input—chip enable
 - TTL compatible—all other inputs and output
- Address registers on-chip
- TRI-STATE[®] output
- Simple read-modify-write operation
- Industry standard pin configuration

Block Diagram




Memory Inverts From Data In to Data Out

Pin Names

A0–A11	Address Inputs *	VBB	Power (–5V)
CE	Chip Enable	VCC	Power (+5V)
CS	Chip Select	VDD	Power (+12V)
D _{IN}	Data Input	VSS	Ground
D _{OUT}	Data Output	WE	Write Enable
NC	Not Connected		


* Refresh Address A0–A5

Connection Diagram



Order Number MM5280N Order Number MM5280J
See NS Package N22A See NS Package J22A

Logic Symbol



Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to the Most Negative Supply Voltage, V _{BB}	-0.3V to +25V
Supply Voltages V _{DD} , V _{CC} and V _{SS} with Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.25W

Operating Conditions

	MIN	MAX	UNITS
Operating Temperature Range	0	+70	°C
V _{DD} Voltage	10.8	13.2	V
V _{CC} Voltage	4.5	5.5	V
V _{BB} Voltage	-5.5	-4.5	V

DC Electrical Characteristics

T_A = 0°C to +70°C, V_{DD} = +12V ±10%, V_{CC} = +5V ±10%, V_{BB} (Note 2) = -5V ±10%, V_{SS} = 0V, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{LI}	Input Load Current	V _{IN} = 0V to V _{IH} max, (All Inputs Except CE)		0.01	10	μA
I _{LC}	Input Load Current	V _{IN} = 0V to V _{IHC} max		0.01	10	μA
I _{LO1}	Output Leakage Current Up For High Impedance State	CE = V _{ILC} or \overline{CS} = V _{IH} , V _O = 0V to 5.25V		0.01	10	μA
I _{DD1}	V _{DD} Supply Current During CE "OFF"	CE = -1V to +6V, Note 4		110	300	μA
I _{DD2}	V _{DD} Supply Current During CE "ON"	CE = V _{IHC} , T _A = 25°C		20	40	mA
I _{DD AV1}	Average V _{DD} Current	T _A = 25°C Cycle Time = 400 ns, t _{CE} = 230 ns		35	60	mA
I _{DD AV2}	Average V _{DD} Current	T _A = 25°C Cycle Time = 1000 ns, t _{CE} = 230 ns		15	30	mA
I _{CC1}	V _{CC} Supply Current During CE "OFF"	CE = V _{ILC} or \overline{CS} = V _{IH} , (Note 5)		0.01	10	μA
I _{BB}	V _{BB} Supply Current Average			5	100	μA
V _{IL}	Input Low Voltage	t _T = 20 ns (Figure 4)	-1.0		0.6	V
V _{IH}	Input High Voltage		2.4		V _{CC} +1	V
V _{ILC}	CE Input Low Voltage		-1.0		1.0	V
V _{IHC}	CE Input High Voltage		V _{DD} -1		V _{DD} +1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.0 mA	0.0		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -2.0 mA	2.4		V _{CC}	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that V_{DD}, V_{CC}, and V_{SS} should never be 0.3V more negative than V_{BB}.

Note 3: Typical values are for T_A = 25°C and nominal power supply voltages.

Note 4: The I_{DD} and I_{CC} currents flow to V_{SS}. The I_{BB} current is the sum of all leakage currents.

Note 5: During CE "ON" V_{CC} supply current is dependent on output loading, V_{CC} is connected to output buffer only.

AC Electrical Characteristics T_A = 0°C to +70°C, V_{DD} = 12V ±10%, V_{CC} = 5V ±10%, V_{BB} = -5V ±10%

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ, WRITE, READ/MODIFY/WRITE, AND REFRESH CYCLE						
t _{REF}	Time Between Refresh				2	ms
t _{AC}	Address to CE Set-Up Time	t _{AC} is Measured From End of Address Transition	0			ns
t _{AH}	Address Hold Time		50			ns
t _{CC}	CE "OFF" Time		130			ns
t _T	CE Transition Time		10		40	ns
t _{CF}	CE "OFF" to Output High Impedance State		0			ns
READ CYCLE						
t _{CY}	Cycle Time		400			ns
t _{CE}	CE "ON" Time		230		3000	ns
t _{CO}	CE Output Delay	C _{LOAD} = 50 pF, Load = 1 TTL Gate, Ref = 2.0V,			180	ns
t _{ACC}	Address to Output Access	t _{ACC} = t _{AC} + t _{CO} + 1 t _T			200	ns
t _{WL}	CE to \overline{WE}		0			ns
t _{WC}	\overline{WE} to CE "ON"		0			ns


AC Electrical Characteristics (Continued)

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\% \pm 10\%$


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CYCLE						
t_{CY}	Cycle Time		400			ns
t_{CE}	CE "ON" Time		230		3000	ns
t_W	\overline{WE} to \overline{CE} "OFF"		150			ns
t_{CW}	CE to \overline{WE}	$t_T = 20$ ns	100			ns
t_D	D_{IN} to CE Set-Up		150			ns
t_{DH}	D_{IN} Hold Time		0			ns
t_{WP}	\overline{WE} Pulse Width		50			ns

Switching Time Waveforms

Read and Refresh Cycle^①



Write Cycle



- Note 1: For refresh cycle, row and column addresses must be stable before t_{AC} and remain stable for entire t_{AH} period.
- Note 2: V_{IL} max is the reference level for measuring timing of the address, \overline{CS} and D_{IN} .
- Note 3: V_{IH} min is the reference level for measuring timing of the address, \overline{CS} and D_{IN} .
- Note 4: $V_{SS} + 2.0\text{V}$ is the reference level for measuring timing of CE.
- Note 5: $V_{DD} - 2\text{V}$ is the reference level for measuring timing of CE.
- Note 6: $V_{SS} + 2.0\text{V}$ is the reference level for measuring the timing of D_{OUT} for a high output.



AC Electrical Characteristics (Continued)

$T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\% \pm 10\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ/MODIFY/WRITE CYCLE						
t_{RWC}	Read Modify Write (RMW) Cycle Time		520			ns
t_{CRW}	CE Width During RMW		350		3000	ns
t_{WC}	\overline{WE} to CE "ON"		0			ns
t_W	\overline{WE} to CE "OFF"		150			ns
t_{WP}	\overline{WE} Pulse Width	$t_T = 20\text{ ns}$, $C_{LOAD} = 50\text{ pF}$, Load = 1 TTL Gate, Ref = 2.0V, $t_{ACC} = t_{AC} + t_{CO} + 1 t_T$	50			ns
t_D	D_{IN} to CE Set-Up		150			ns
t_{DH}	D_{IN} Hold Time		0			ns
t_{CO}	CE to Output Delay				180	ns
t_{WO}	\overline{WE} to D_{OUT} Invalid		0			ns
t_{ACC}	Access Time				200	ns

CAPACITANCE (Note 1)


$T_A = 25^{\circ}\text{C}$

C_{AD}	Address Capacitance, CS	$V_{IN} = V_{SS}$		2		pF
C_{CE}	CE Capacitance	$V_{IN} = V_{SS}$		15		pF
C_{OUT}	Data Output Capacitance	$V_{OUT} = 0\text{V}$		5		pF
C_{IN}	D_{IN} and \overline{WE} Capacitance	$V_{IN} = V_{SS}$		4		pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation $C = I\Delta t/\Delta V$ with the current equal to a constant 20 mA.

Switching Time Waveforms (Continued)

Read Modify Write Cycle



- Note 1: \overline{WE} must be high until end of t_{CO} .
- Note 2: V_{IL} max is the reference level for measuring timing of the address, CS, D_{IN} and \overline{WE} .
- Note 3: V_{IH} min is the reference level for measuring timing of the address, CS, D_{IN} and \overline{WE} .
- Note 4: $V_{SS} + 2.0\text{V}$ is the reference level for measuring timing of CE.
- Note 5: $V_{DD} - 2\text{V}$ is the reference level for measuring timing of CE.
- Note 6: $V_{SS} + 2.0\text{V}$ is the reference level for measuring the timing of D_{OUT} for a high output.