DATA SHEET



# MBM27C2000 -12/-15 CMOS 2M-BIT UV EPROM

#### CMOS 2,097,152-BIT UV ERASABLE READ ONLY **MEMORY (EPROM)**

The Fujitsu MBM27C2000 EPROM is a high speed read-only static memory that is UV-erasable and reprogrammable. The device contains 2,097,152 programmable or reprogrammable bits organized in a 262,144-byte/8-bit format. The MBM27C2000 is housed in a 32-pin DIP with a transparent lid; when the lid is properly exposed to an ultraviolet light source, a previously programmed bit pattern is erased in approximately 15 to 20 minutes. A new bit pattern can then be written into memory.

The MBM27C2000 EPROM is fabricated using CMOS double poly-silicon gate technology with stacked single-transistor gate cells. The MBM27C2000 is an excellent choice for system development work and in other applications where program changes are frequently necessary. Once programmed, the device requires only a single +5V power supply; the current requirements are exceptionally low in both the active and standby modes of operation.

- 262,144-byte/8-bit organization with on-chip decoding
- Single-Byte or Four-Byte programming capability with high speed programming algorithm
- Static operation (no clocks required)
- Fast access time:
  - 120ns max. (MBM27C2000-12)
  - 150ns max. (MBM27C2000-15)
- Easy and simple memory expansion via @pin
- Three-state output for wired-OR capability
- TTL-compatible inputs/outputs
- Single =5V (±10%) power supply with low current drain:


Active operation

- = 50mA(max)
- Standby operation = 0.1 mA(max)
- Programming voltage: +12.5V
- 32-pin ceramic DIP Package (Suffix: P)

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Valu <b>e</b>	Unit
Supply Voltage with respect to ground	VCC	-0.6 to +7.0	٧
Programming Voltage with respect to ground	VPP	-0.6 to +14.0	٧
Input/Output Voltage (except for A9 with respect to ground)	VIN1, VOUT	-0.6 to VCC +0.6	٧
Programming Voltage with respect to ground	VIN2	-0.6 to +13.5	٧
Temperature under Bias	TBIAS	-25 to +85	°C
Storage Temperature Range	TSTG	-65 to +125	°C

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the NOTE: operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




#### PIN ASSIGNMENT

(TOP VIEW)



This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance

T-46-13-29



## CAPACITANCE (TA= 25° C, f = 1MHz)

<b>T</b>	Sumbal		Values		t Init
Parameter	Symbol	Min	Тур	Max	0,110
Input Capacitance (VIN=0V)	CIN		5	5.8	pF
Output Capacitance (VOUT=0V)	COUT		8	8.7	pF

## PIN DESCRIPTION

T-46-13-29

Symbol	Pin No.	Function
Vpp	1 -	+12.5V programming voltage
ŌĒ	2	Output enable. When $\overline{OE}$ and $\overline{CE}$ are active Low and the $\overline{PGM}$ strobe is active High; all output lines(D0 to D7) are enabled.
A0 to A17	3 to 12, 23 to 30	Address lines
Do to D7	13 to 15, 17 to 21	Three-state output data lines
GND	16	Circuit ground
CE	22	When active Low, the device is enabled for data read.
PGM	31	When active Low, programming data from the input buffer is written into a specified address of memory.
Vcc	32	+5V power supply

## **FUNCTIONS AND PIN CONNECTIONS**

OPERATING MODE	A0 to A8	A9	A10 to A17	Data	CE	ŌĒ	PGM	Vcc	VPP	GND
Standby	Х	Х	Х	Hi-Z	VIH	Х	Х	5V	5V	οV
Read	Ain	AIN	AIN	DOUT	VIL	VIL	VIH	5V	5V	oV
Output Disable	Ain	AIN	AIN	Hi-Z	VIL	VIH X	X VIL	5V	5V	٥٧
Electronic Signature	Note 1	12V	Note 1	CODE	VIL	VIL	VIH	5V	5V	٥V
Single-Byte Program	AIN	AIN	AIN	DIN	VIL	VIH	VIL	6V	12.5V	٥V
Single-Byte Verify	Ain	AIN	AIN	DOUT	VIL	VIL	VIH	6V	12.5V	٥٧
Single-Byte Program Inhibit	AIN	AIN	AIN	Hi-Z	VIL	VIH	ViH	6V	12.5V	٥V
Four-Byte Program (Latch)	AIN	AIN	Ain	DIN	VIH	VIH	VIH	6V	12.5V	٥٧
Four-Byte Program	Note 2	Ain	AIN	Hi-Z	VIH	VIL	VIL	6V	12.5V	٥V
Four-Byte Verify	AIN	AIN	AIN	DOUT	VIL	VIL	VIH	6V	12.5V	٥V
Four-Byte Program Inhibit	AIN	AIN	AIN	Hi-Z	VIH	VIL	VIH	6V	12.5V	οV

Legend:

X = Don't care

Notes:

1. A0 is toggling address. A1 to A17 are V<sub>IL</sub>. 2. A0 and A1 are "X". A2 to A8 are AIN.

## RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter <sub>-</sub>	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4,5	5.0	5.5	V
Supply Voltage *1	VPP	VCC -0.6	VCC	VCC +0.6	V
Input High Level	ViH	2.0		VCC +0.3	٧
Input Low Level	VIL	-0.3		0.8	V
Operating Temperature	TA	0 ·		70	°C

<sup>\*1 :</sup> VPP supply voltage is applied posterior to or coincident with VCC supply voltage and cut off prior to or coincident with VCC supply voltage.

### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

	G	Ocealistana.		- Unit		
Parameter	Symbol	Conditions	Min	Тур	Max	- Oille
Input Leakage Current	[ILI]	VIN = VCC = 5.5V			10	μА
Output Leakage Current	ILOI	VOUT = VCC = 5.5V			10	μΑ
VCC Standby Current	ISB1	CE = VIH			1.0	mA
VCC Standby Current	ISB2	CE = Vcc ±0.3V			100	μΑ
VCC Operation Current	ICC	Cycle = min., IOUT = 0mA			50	mA
VPP Supply Current	IPP	VPP = VCC ±0.6V			100	μА
Output High Level	VOH1	Юн = -400µА	2.4			٧
Output High Level	VOH2	ЮН = –100µА	VCC -0.7			٧
Output Low Level	VOL	IOL = 2.1mA			0.45	٧

#### **AC CHARACTERISTICS**

T-46-13-29

(Recommended operating conditions unless otherwise noted)

- Parameter	Symbol	*************	C2000-12 ues	AND CONTRACTOR OF THE CONTRACT	02000-15 ues	Unit
		Min	Max	Min	Max	
Address Access Time	tACC		120		150	ns
CE to Output Delay Time	tCE		120		150	ns
OE to Output Delay Time	tOE		60		70	ns
PGM to Output Delay Time	tPGM		60		70	ns
CE or OE to Output Float Delay (Note)	tDF		50		60	ns
Address to Output Hold Time	tOH	0		0		ns

NOTE: Output Float is defined as the point where data is no longer driven.

## **AC TEST CONDITIONS**

Fig. 2 —AC TEST CONDITIONS

Input Pulse Levels:

0.45V to 2.4V

Input Rise/Fall Times:

≤20ns

Input Reference Levels:


0.8V to 2.0V

Output Reference Levels:

0.8V to 2.0V

Output Load:


1 TTL gate and CL = 100pF



### **AC CHARACTERISTICS**

T-46-13-29

(Recommended operating conditions unless otherwise noted)



MBM27C2000-12 MBM27C2000-15

T-46-13-29

## PROGRAMMING / ERASING INFORMATION

#### **PROGRAMMING**

Single-Byte Programming. When  $+12.5V(\pm0.3)$  volts is applied to VPP,  $+6(\pm0.25)$  volts is applied to VCC,  $\overline{CE}$ =VIL,  $\overline{PGM}$ =VIH, and  $\overline{OE}$ = VIH, the programming mode is initiated. Next, the proper address is input and the data pattern is applied to the input buffer (Figure 1). When both address and data are stable, a 0.1-millisecond negative pulse is applied to the  $\overline{PGM}$  pin. Upon verification of written data an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write) should be applied to complete the programming of one byte. Refer to the PROGRAMMING FLOWCHART that follows for step-by-step programming procedures.

Four-Byte Programming. When compared to single-byte programming, the four-byte programming method reduces the programming time by about 75% one quarter. Voltages applied to VPP and VCC are the same as those for single-byte programming; however, some logic levels differ-refer to "Four-Byte Programming" in the Truth Table. In conjunction with the  $\overline{OE}$  pin, address pins A0 and A1 are used to latch four bytes of data. When both address and data are stable, a 0.1-millisecond negative pulse is applied to the  $\overline{PGM}$  pin. Upon verification of written data an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write,) should be applied to complete the programming of four bytes. Refer to the PROGRAMMING FLOWCHART for step-by-step programming procedures.

#### Caution

The width of one programming pulse must not exceed 40-millisecond; thus, a continuous TTL low-level voltage should not be applied to the  $\overline{PGM}$  pin. Also, a 0.1-microfarad capacitor must be connected between VPP and ground to prevent excessive voltage transients. Neglecting either of these precautions may cause device failure.

Electronic Signature/Programming Algorithm. When the MBM27C2000 is shipped from the factory, all memory cells (2,097,152 bits) are set to the High state (logic 1). During the programming procedure, affected bit cells are set to the Low (logic 0) state.

The MBM27C2000 is programmed with a fast programming algorithm designed by Fujitsu called high speed programming. Manufacturer and device codes are electronically stored in each device; these codes can be read at the output port (D0 to D7) for the purpose of matching the device with the high speed programming algorithm. The Electronic Signature Code List is shown in the table preceding the ELECTRICAL CHARACTER-ISTICS.

#### **ERASING**

In order to clear all memory cells of programmed contents, the MBM27C2000 must be exposed to an ultraviolet light source. To completely erase the memory (restore all cells to a logic 1 state), a dosage of 10Wsec/cm<sup>2</sup> is required. The required exposure can be obtained by using a UV-lamp with a wavelength of 2537 Angstroms and with an intensity of 12mW/cm<sup>2</sup>. Remove all filters from the lamp and clean the transparent lid of the MBM27C2000 with a non-abrasive cleaner. Hold the MBM27C2000 approximately one inch from the light source for 15 to 20 minutes. (Note. The MBM27C2000 and other similar devices can be erased by light sources with longer wavelengths: however, the erasing time is much greater. Nonetheless, exposure to fluorescents or sunlight will severely degrade and eventually erase the memory. When used in a lighted environment, it is recommended that the transparent window be covered with an opaque label.)

#### **ELECTRONIC SIGNATURE CODE LIST**

Definition	Ao	A1 to A6	A9	A7, A8, A10 to A17	Do	Dí	D2	D3	D4	D5	D6	D7	HEX
Manufacture	VIL	VIL	12(±0.5)V	VIL	0	0	1	0	0	0	0	0	#04
Device	VIH	VIL	12(±0.5)V	VIL	1	1	0	1	0	0	0	0	#0B

T-46-13-29

## **PROGRAMMING INFORMATION (Cont'd)**

#### DC CHARACTERISTICS

 $(TA = 25 \text{ °C} \pm 5 \text{ °C}, \text{ VCC} = 6\text{V} \pm 0.25\text{V}, \text{ VPP} = 12.5\text{V} \pm 0.3\text{V})$ 

	6:6-1	Conditions	Values			Unit	
Parameter	Symbol	Conditions	Min	Тур	Max	Oint	
Input Leakage Current	[ILI]	VIN = 6.25V/0V			10	μА	
VPP Supply Current (Single-Byte)	IPP1	CE = VIL, OE = VIH, P.GM = VIL			30	mΑ	
VPP Supply Current (Four-Byte)	IPP2	CE = VIH, OE = VIL, PGM = VIL			50	mA	
VPP Supply Current (Program Inhibit)	IPP3	PGM = VIH			5	mΑ	
VPP Supply Current (Program Verify)	IPP4	CE = VIL, OE = VIL, PGM = VIH			5	mA	
VCC Supply Current	ICC				50	mA	
Input Low Level	VIL		0.1		0.8	V.	
Input High Level	VIH		2.0		VCC +0.3	٧.	
Output Low Level	VOL.	IOL = 2.1mA			0.45	V.	
Output High Level	Vон	ЮН = -400µА	2.4			٧	

NOTE: \*1 VCC must be applied either coincidentally or before VPP and removed either coincidentally or after VPP.
\*2 VPP must not be 13.5volts or more including overshoot. Permanent device damage may occuer if the device is taken out or put into socket remaining VPP=12.5 volts. Also, during CE=VIL, OE=VIH, VPP must not be switched from VCC to VPP volts or vice versa.

#### **AC CHARACTERISTICS**


 $(TA=25 \text{ °C} \pm 5 \text{ °C}, VCC=6V \pm 0.25V, VPP=12.5V \pm 0.3V)$ 


Pro	Symbol		Values		Unit
Parameter Parame	Symbol	Min	Тур	Max	Offic
Address Setup Time	tas	0.5			μs
Address Hold Time	tAH	0.5			μs
Data Setup Time	tDS	0.5			μs
Data Hold Time	tDH	0.5	·		μs
OE Hold Time("H")	tOEH	0.5			μs
Hold Time Before Programming	tHBP	2			μs
Programming Pulse Width	tPW	95	100	105	μs
Over Programming Pulse Number	N	1		50	times
Hold Time After Programming	tHAP	2			μs

#### AC CHARACTERISTICS(Cont'd)

T-46-13-29


_	Sumbal.		Unit		
Parameter	Symbol	Min	Тур	Max	Onit
CE Setup Time	tCES	2			μs
OE Setup Time	tOES	2			μs
Input Data Floating Setup Time	tDFS	1			μs
Address Access Time at Verify	tACV			500	ns
OE to Data Out	tOEV			500	ns
Output Disable to Output Float	tDFV			150	ns
Hold Time After Verify	tHAV	0			μs
VPP Setup Time	tVPS	2			μs





## PROGRAMMING INFORMATION

T-46-13-29



53E D

#### PACKAGE DIMENSIONS

@1992 FUJITSU LIMITED D32012S-2C

(Suffix: Z) 32-LEAD CERAMIC DUAL IN-LINE PACKAGE (CASE No.: DIP-32C-C02) 1.650+.030(41.91+0.76) -.007 .360(9.16)TYP (14.66<sup>+0.45</sup><sub>-0.18</sub>) R.025(0.64) 400(10.16) .610 +.015 -.010 .032+.018 (15.49 +0.38 -0.25 .052±.010 (0.81<sup>+0.46</sup><sub>-0.30</sub>) (1.32±0.25) .230(5.84)MAX .010+.004 .134±.014 (0.25 +0.11 ) (3.40±0.36) .018<sup>+.005</sup> -.003 .100(2.54) .600(15.24) .100士.010 .032(0.81) 0° to 15° MAX (0.46 +0.13) -0.08 (2.54±0.25) 1,500(38,10)REF Dimensions in inches (millimeters)