

EN27LV010/EN27LV010B 1Megabit Low Voltage EPROM (128K x 8)

FEATURES

- Read Access Time: -90ns, -120ns, -150ns, -200ns
- Single +3.3V Power Supply

 Regulated power supply 3.0V 3.6V
 (EN27LV010)

-Unregulated power supply 2.7V - 3.6V (EN27LV010B for battery operated systems)

- Programming Voltage +12.75V
- QuikRite[™] Programming Algorithm
- Typical programming time 20µs
- Low Power CMOS Operation
- 1µA Standby (Typical)
- 15mA Operation (Max.)
- CMOS- and TTL-Compatible I/O

- High-Reliability CMOS Technology
- Latch-Up Immunity to 100mA from -1V to V_{CC} + 1V
- Two-Line Control (OE & CE)
- Standard Product Identification Code
- JEDEC Standard Pinout
 - 32-pin PDIP
 - 32-pin PLCC
 - 32-pin TSOP (Type 1)
- Commercial and Industrial Temperature Ranges

GENERAL DESCRIPTION

The EN27LV010/EN27LV010B is a low-voltage, low-power 1-Megabit, 3.3V one-timeprogrammable (OTP) read-only memory (EPROM). Organized into 128K words with 8 bits per word, it features QuikRiteTM single-address location programming, typically at 20µs per byte. Any byte can <u>be</u> accessed in less than <u>90ns</u>. The EN27LV010/EN27LV010B has separate Output Enable (OE) and Chip Enable (CE) controls which eliminate bus contention issues. The EN27LV010 has a Vcc tolerance range of 3.0V to 3.6 V, making it suitable for use in systems that have regulated power supplies. The EN27LV010B has a Vcc tolerance range of 2.7 V to 3.6V, making it an ideal device for battery operated systems.

FIGURE 1. PDIP

Pin Name	Function
A0-A16	Addresses
DQ0-DQ7	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe
NC	No Connect

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054

PDIP Top View

		~		
VPP	1 ●	\bigcirc	32	
A16 🗆	2		31	D PGM
A15 🗆	3		30	□ NC
A12 🗆	4		29	🗌 A14
A7 🗆	5		28	🗌 A13
A6 🗆	6		27	🗆 A8
A5 🗆	7		26	🗆 A9
A4 🗆	8		25	🗆 A11
A3 🗆	9		24	□ OE
A2 🗆	10		23	🗆 A10
A1 🗆	11		22	
A0 🗆	12		21	DQ7
DQ0 🗆	13		20	DQ6
DQ1 🗆	14		19	DQ5
DQ2 🗌	15		18	DQ4
vss 🗆	16		17	DQ3
L				l

1

Tel: 408-235-8680 Fax: 408-235-8685



FIGURE 2. TSOP






FIGURE 3. PLCC



4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 2

Tel: 408-235-8680 Fax: 408-235-8685

FIGURE 4. BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

THE QUIKRITE[™] PROGRAMMING OF THE EN27LV010/EN27LV010B

When the EN27LV010/EN27LV010B is delivered, the chip has all 1M bits in the "ONE", or HIGH state. "ZEROs" are loaded into the EN27LV010/EN27LV010B through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25V is applied to the V_{PP} pin, \overline{OE} is at V_{IH}, and \overline{CE} and \overline{PGM} are at V_{IL}. For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

The QUIKRITETM programming flowchart in Figure 5 shows Eon's interactive programming algorithm. The interactive algorithm reduces programming time by using 20 μ s to 100 μ s programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or until the maximum number of pulses is reached. This process is repeated while sequencing through each address of the EN27LV010/EN27LV010B. This part of the programming algorithm is done at V_{CC} = 6.25V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. This ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is read at V_{CC} = V_{PP} = 5.25 ± 0.25V to verify the entire memory. EN27LV010 / EN27LV010B can be programmed using the same programming algorithm as the 5V Read EPROM EN27C010.

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 3

Tel: 408-235-8680 Fax: 408-235-8685



PROGRAM INHIBIT MODE

Programming of multiple EN27LV010/EN27LV010B in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} , all like inputs of the parallel EN27LV010/EN27LV010B may be common. A TTL low-level program pulse applied to an EN27LV010/EN27LV010B \overline{CE} input with V_{PP} = 12.75 ± 0.25V, PGM LOW, and \overline{OE} HIGH will program that EN27LV010/EN27LV010B. A high-level \overline{CE} input inhibits the other EN27LV010/EN27LV010B from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determining that they were correctly programmed. The verification should be performed with \overrightarrow{OE} and \overrightarrow{CE} at V_{IL}, \overrightarrow{PGM} at V_{IH}, and V_{PP} at its programming voltage.

AUTO PRODUCT IDENTIFICATION

The Auto Product Identification mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the EN27LV010/EN27LV010B.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5V on address line A9 of the EN27LV010/EN27LV010B. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}, when A1 = V_{IH}. All other address lines must be held at V_{IL} during Auto Product Identification mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the EN27LV010/EN27LV010B, these two identifiers bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit. When A1 = V_{IL} , the EN27LV010/EN27LV010B will read out the binary code of 7F, continuation code, to signify the unavailability of manufacturer ID codes.

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 4



READ MODE

The EN27LV010/EN27LV010B has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs (t_{OE}) after the falling edge of \overline{OE} , assuming the \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} - t_{OE} .

STANDBY MODE

The EN27LV010/EN27LV010B has CMOS standby mode which reduces the maximum V_{CC} current to 10µA. It is placed in CMOS standby when \overrightarrow{CE} is at V_{CC} ± 0.3 V. The EN27LV010/EN27LV010B also has a TTL-standby mode which reduces the maximum V_{CC} current to 0.6 mA. It is placed in TTL-standby when \overrightarrow{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overrightarrow{OE} input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selection function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and VSS to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 Tel: 408-235-8680 Fax: 408-235-8685



MODE SELECT TABLE

Mode	CE	OE	PGM	A0	A1	A9	V _{PP}	Output
Read	V _{IL}	VIL	X ⁽²⁾	Х	Х	Х	V _{CC}	D _{OUT}
Output Disable	V _{IL}	V _{IH}	Х	Х	Х	Х	V _{CC}	High Z
Standby (TTL)	V _{IH}	Х	Х	Х	Х	Х	V _{CC}	High Z
Standby (CMOS)	$V_{CC}\pm 0.3V$	Х	Х	Х	Х	Х	V _{CC}	High Z
Program ⁽⁴⁾	V _{IL}	VIH	VIL	Х	Х	Х	V _{PP}	D _{IN}
Program Verify	V _{IL}	VIL	V _{IH}	Х	Х	Х	V _{PP}	D _{OUT}
Program Inhibit	V _{IH}	Х	Х	Х	Х	Х	V _{PP}	High Z
Manufacturer Code (3)	V _{IL}	VIL	Х	VIL	V _{IH}	VH ⁽¹⁾	V _{CC}	1C
Device Code ⁽³⁾	V _{IL}	VIL	Х	VIH	V _{IH}	VH ⁽¹⁾	V _{CC}	01

NOTES:

1) $VH = 12.0V \pm 0.5V$

2) $X = Either V_{IH} \text{ or } V_{IL}$


3) For Manufacturer Code and Device Code, A1 = V_{IH} When A1 = V_{IL}, both codes will read 7F

4) See DC Programming Characteristics for V_{PP} voltage during programming

EON'S STANDARD PRODUCT IDENTIFICATION CODE

		Pins							Hex Data		
Code	A0	A1	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	
Manufacturer	0	1	0	0	0	1	1	1	0	0	1C
Device Type	1	1	0	0	0	0	0	0	0	1	01
Continuation	0	0	0	1	1	1	1	1	1	1	7F
	1	0	0	1	1	1	1	1	1	1	7F





4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 7

Tel: 408-235-8680 Fax: 408-235-8685



ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 ° C to +125 ° C
Ambient Temperature with Power Applied	-40 ° C to +85 ° C
Voltage with Respect to V _{SS} All pins except A9, V _{PP} , V _{CC} A9, V _{PP} V _{CC}	-0.6V to V _{CC} + 0.5V -0.6V to +13.5V -0.6V to +7.0V

OPERATING RANGES

Commercial (C) Case Temperature(Tc)	0°C to +70°C
Industrial (I) Case Temperature(Tc)	-40 ° C to +85 ° C
Supply READ Voltages (for battery operated systems) (Functionality is guaranteed between these	+3.0V to +3.6V +2.7V to +3.6V e limits)

Stresses above those shown above may cause permanent damage to the device. This is a stress rating only and operation above these specifications for extended periods may affect device reliability. Operation outside the "OPERATING RANGES" shown above voids any and all warranty provisions.

DC CHARACTERISTICS FOR READ OPERATION

Symbol	Parameter	Min.	Max.	Unit	Conditions
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -2.0mA
V _{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2.0 \text{mA}$
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	
V _{IL}	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-5	5	μA	$V_{IN} = 0$ to 3.6V
I _{LO}	Output Leakage Current	-10	10	μA	$V_{OUT} = 0$ to 3.6V
I _{CC3}	V _{CC} Power -Down Current		10	μA	$\overline{\text{CE}}$ = V _{CC} ± 0.3V
I _{CC2}	V _{CC} Standby Current		0.6	mA	$\overline{CE} = V_{IH}$
I _{CC1}	V _{CC} Active Current		15	mA	$\overline{CE} = V_{IL}$, f=5MHz,
					I _{OUT} = 0mA
I _{PP1}	V _{PP} Supply Current Read		100	μA	$\overline{CE} = \overline{OE} = V_{IL},$
					V _{PP} = 3.6V

CAPACITANCE

Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	8	12	рF	$V_{IN} = 0V$
COUT	Output Capacitance	8	12	рF	$V_{OUT} = 0V$
CVPP	V _{PP} Capacitance	18	25	pF	$V_{PP} = 0V$

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 8

Tel: 408-235-8680 Fax: 408-235-8685




				. •				•			
		EN27LV010 EN27LV010B	-90		-120 -120		-150 -150		-200 -200		
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Unit
tACC (3)	Address to Output Delay	$\overline{CE} = \overline{OE} =$ V _{IL}		90		120		150		200	ns
tCE (2)	CE to Output Delay	$\overline{OE} = V_{IL}$		90		120		150		200	ns
tOE (2, 3)	OE to Output Delay	$\overline{OE} = V_{IL}$		45		45		50		50	ns
tDF (4, 5)	OE or CE High whichever occur	n to Output Float, red first		40		40		40		40	ns
tOH	Output Hold from or OE , whichev		0		0		0		0		ns

AC CHARACTERISTICS FOR READ OPERATION

Note: Please contact Marketing Department for other speed requirements.

FIGURE 6. AC WAVEFORMS FOR READ OPERATION




4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 9

Tel: 408-235-8680 Fax: 408-235-8685







DC PROGRAMMING CHARACTERISTICS

		Test	L	.imits		
Symbol	Parameter	Conditions	Min.	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		5.0	μA	
V _{IL}	Input Low Level		-0.5	0.8	V	
V _{IH}	Input High Level		$0.7 V_{CC}$	$V_{CC} + 0.5$	V	
V _{OL}	Output Low Voltage	I _{OL =} 2.0 mA		0.45	V	
V _{OH}	Output High Voltage	I _{OH =} - 400 μA	2.4		V	
I _{ccp}	V _{CC} Supply Current			40	mA	
I _{PP2}	VPP Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		10	mA	
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V	
V _{cc}	Quikrite Supply Voltage		6.0	6.5	V	
V _{pp}	Quikrite Programming Voltage		12.5	13.0	V	

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054






FIGURE 8. PROGRAMMING WAVEFORMS

4800 Great America Parkway Ste 202 Santa Clara, CA. 95054 11

Tel: 408-235-8680 Fax: 408-235-8685




SWITCHING PROGRAMMING CHARACTERISTICS

 $(\mathbf{T}_{\mathrm{A}}=\ +\ \mathbf{25}\ ^{\circ}\ \mathbf{C}\pm\ \mathbf{5}\ ^{\circ}\ \mathbf{C})$

PARAMETER SYMBOL				
STANDARD	PARAMETER DESCRIPTION	Min.	Max	Units
t _{AS}	Address Setup Time	2		μs
t _{OES}	OE Setup Time	2		μs
t _{DS}	Data Setup Time	2		μs
t _{AH}	Address Hold Time	0		μs
t _{DH}	Data Hold Time	2		μs
t _{DFP}	Output Enable to Output Float Delay	0	130	ns
t _{VPS}	V _{PP} Setup Time	2		μs
t _{PW}	PGM Program Pulse Width	20	105	μs
t _{VCS}	V _{cc} Setup Time	2		μs
t _{CES}	CE Setup Time	2		μs
t _{OE}	Data Valid from OE		150	ns

ORDERING INFORMATION



4800 Great America Parkway Ste 202 Santa Clara, CA. 95054

12

Tel: 408-235-8680 Fax: 408-235-8685