WS27C010F

WAFERSCALE INTEGRATION, INC.

ADVANCE INFORMATION

T-46-13-29

1 Meg (128K × 8) CMOS EPROM

KEY FEATURES

- High Performance
 - -- 55 ns
- Simplified Upgrade Path
 - V_{PP} and PGM Are "Don't Care" During Normal Read Operation
 - Expandable to 8M Bits
- Pin Compatible with WS27C010L

- EPI Processing
 - Latch-Up Immunity to 200 mA
 - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration
 - 32 Pin Dip Package



GENERAL DESCRIPTION

The WS27C010F is a high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 128 K-words of 8 bits each. The 55 ns access time of the WS27C010F enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require 55 ns memory access times to operate at or near full speed. The WS27C010F enables such systems to incorporate operating systems and/or applications software into EPROM. This enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C010F pin configuration was established to enable memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 31 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins (see DIP Pin Configurations). When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C010F is part of an eight product megabit EPROM family. Byte-wide family members ($128K \times 8$) are the WS27C010L, WS27C010F (described herein) and WS57C010F as the high-speed version. Word-wide ($64K \times 16$) family members are the WS27C210L, WS27C210F and the high-speed WS57C210F. The WS57C010M and WS57C210M are high speed, high bus drive EPROM modules.

The WS27C010F is manufactured using WSI's advanced CMOS technology.

PRODUCT SELECTION GUIDE

PARAMETER	RAMETER WS27C010F-55 WS27C010F-		WS27C010F-90	WS27C010F-10		
Address Access Time (Max)	55 ns	70 ns	90 ns	100 ns		
Chip Select Time (Max)	55 ns	70 ns	90 ns	100 ns		
Output Enable Time (Max)	25 ns	25 ns	30 ns	30 ns		

WS27C010F

T-46-13-29

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature -65°C to +125°C

Voltage on Any Pin with
Respect to Ground -0.6V to +7V

V_{PP} with Respect to Ground ... -0.6V to +14V

V_{CC} Supply Voltage with
Respect to Ground ... -0.6V to +7V

ESD Protection ... >2000V

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

OPERATING RANGE

RANGE	TEMPERATURE	V _{cc}
Comm'l	0° to +70°C	+5V ± 5%
Industrial	-40° to +85°C	+5V <u>+</u> 10%
Military	-55° to +125°C	+5V ± 10%

READ OPERATION

DC CHARACTERISTICS 0° C \leq T_A \leq +70°C; V_{CC} (Comm'l/Military) = +5V \pm 10%.

0.440.01	BA - A 5122-	00110110110	LIMITS				
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS		
lu	Input Load Current	$V_{IN} = 5.5V$		10	μА		
ILO	Output Leakage Current	V _{OUT} = 5.5V		10	μА		
l _{PP} ⁽¹⁾	V _{PP} Load Current	V _{PP} ≤ V _{CC}		10	μА		
I _{SB} TTL	V _{CC} Current Standby	CE = V _{IH}		2	mA		
I _{SB} CMOS	V _{CC} Current Standby	CE = V _{IH}		500	μА		
lcc ⁽¹⁾	V _{CC} Current Active	CE = OE = V _{IL}		40 ⁽³⁾	mA		
V _{IL}	input Low Voltage		-0.1	+0.8	V		
V _{IH}	Input High Voltage		2.0	V _{CC} +1	V		
V _{OL}	Output Low Voltage	l _{OL} = 2.1 mA		0.4	V		
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V .		
V _{PP} (1)	V _{PP} Read Voltage	$V_{CC} = 5.0V \pm 0.25$	-0.1	V _{CC} +1	V		

AC CHARACTERISTICS 0°C < TA < +70°C

		TEST	-55		-70		-90		-10		
SYMBOL	CHARACTERISTICS	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t _{ACC}	Address to Output Delay	CE = OE = VIL		55		70		90		100	
t _{CE}	CE to Output Delay	OE = V _{IL}		55		70		90	1	100]_
toE	OE to Output Delay	CE = V _{IL}		25		25		30		30.	ns
t _{DF} (2)	OE High to Output Float	CE = VIL	0	25	0	25	0	30	0	30] ""
tон	Output Hold From Addresses CE or OE Whichever Occurred First	CE = OE = V _{IL}	0		0		0		0		

NOTES:

V_{PP} should be at a TTL level except during programming. The supply current would then be the sum of I_{CC} and I_{PP}. The maximum current value is with Outputs O₀ to O₇ unloaded.


^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

^{3.} Add 2 mA/MHz for A.C. power component.

WS27C010F

AC READ TIMING DIAGRAM

T-46-13-29






CAPACITANCE(4) TA = 25°C, f = 1 MHz

SYMBOL	PARAMETER	CONDITIONS	TYP ⁽⁵⁾	MAX	UNITS
C _{IN}	Input Capacitance	V _{IN} = 0V	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	• pF
C _{VPP}	V _{PP} Capacitance	V _{PP} = 0V	18	25	pF


NOTES:

- 4. This parameter is only sampled and is not 100% tested.
- Typical values are for T_A = 25°C and nominal supply voltages.
 OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



DIP PIN CONFIGURATIONS

T-46-13-29

8 Mbit 4 Mbit	2 Mhit	27512	27256	WS27C010F	Γ	27256	27512	2 Mbit	4 Mbit	8 Mbit
8 Mbit 4 Mbit A19 XX/Vpp A16 A16 A15 A15 A12 A12 A7 A7 A6 A6 A5 A5	2 Mbit XX/Vpp A ₁₆ A ₁₅ A ₁₂ A ₇ A ₆ A ₅	A ₁₅ A ₁₂ A ₇ A ₆ A ₅	27256 Vpp A ₁₂ A ₇ A ₆ A ₅	A ₁₅ A ₂ A ₄ A ₉ A ₇ A ₆ A ₆ A ₇	I V _{CC} ———————————————————————————————————	VCC A14 A13 A8 A9	V _{CC} A ₁₄ A ₁₃ A ₈ A ₉	V _{CC} XX/PGM A ₁₇ A ₁₄ A ₁₃ A ₈ A ₉	V _{CC} A ₁₈ A ₁₇ A ₁₄ A ₁₃ A ₈ A ₉	V _{CC} A ₁₈ A ₁₇ A ₁₄ A ₁₃ A ₈ A ₉
A5 A5 A4 A3 A2 A1 A0 A0 O0 O1 O1 O2 O2	A5 A4 A3 A2 A1 A0 O0 O1	A ₅ A ₄ A ₃ A ₁ A ₀ O ₀ O ₁	A5 A4 A3 A2 A1 A0 O0 O1 O2	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	J A ₁₁	A ₁₁	A9 A11 OE/V _{PP} A10 CE O7 O6 O5 O4 O3	A ₁₁	A 11 OE A 10 CE O 7 O 6 O 3	A9 A11 OE/V _{PP} A10 CE O7 O6 O5 O4 O3

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C010F pins.

PIN NAMES

A ₀ -A ₁₆	Addresses
CE	Chip Enable
ŌĒ	Output Enable
O ₀ -O ₇	Outputs
PGM	Program
XX	Don't Care (During Read)