

HIGH SPEED 1 MEG (128K x 8) CMOS EPROM**KEY FEATURES****• Fast Access Time**

- t_{ACC} = 25 ns
- t_{CE} = 25 ns

• Immune to Latch-Up

- Up to 200 mA

• Available in Popular Packages

- DIP, PLDCC, TSOP


3

GENERAL DESCRIPTION

The WS57C010F is a High Performance 128K x 8 UV Erasable EPROM. It is manufactured using an advanced CMOS process technology enabling it to operate at speeds as fast as 25 ns Address Access Time (t_{ACC}). It was designed using WSI's patented Alternate Metal Virtual Ground (AMG) cell. This innovative memory architecture results in a very high performance EPROM.

This product, with its high speed capability and high storage capacity is particularly appropriate for use with today's fast DSP processors and high-clock rate microprocessors. In most cases the CPU can operate without wait states. The WS57C010F is also designed for use in modem applications. It is an ideal memory for the newest Rockwell modem chip sets.

The WS57C010F is available in the 600 Mil DIP, the surface mount PLDCC and TSOP. Its standard JEDEC EPROM pinouts provide for an easy upgrade path for current users of the WS57C256F.

PIN CONFIGURATION**PRODUCT SELECTION GUIDE**

PARAMETER	57C010F-25	57C010F-35	57C010F-45	57C010F-55	57C010F-70
Address Access Time (Max)	25 ns	35 ns	45 ns	55 ns	70 ns
Chip Select Time (Max)	25 ns	35 ns	45 ns	55 ns	70 ns
Output Enable Time (Max)	12 ns	15 ns	20 ns	25 ns	30 ns

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature.....	-65° to + 150°C
Voltage on any Pin with Respect to Ground	-0.6V to +7V
V _{PP} with Respect to Ground.....	-0.6V to + 14V
V _{CC} Supply Voltage with Respect to Ground	-0.6V to +7V
ESD Protection.....	>2000V

***NOTICE:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

OPERATING RANGE

RANGE	TEMPERATURE	V _{CC}
Commercial	0°C to +70°C	+5V ± 10%
Industrial	-40°C to +85°C	+5V ± 10%

DC READ CHARACTERISTICS (V_{CC} = 5.0 V ± 0.5 V)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNITS
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 12 mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -4 mA	2.4		V
I _{CCQ0}	V _{CC} CMOS Standby Quiescent Current	CE ≥ V _{CC} -0.3 V All Pins ≥ V _{CC} -0.3V or ≤ 0.3 V (All Inputs Fixed, No Switching)	Comm'l Industrial	100 150	µA
I _{CCSB0}	V _{CC} CMOS Standby Current	CE ≥ V _{CC} -0.3V All Pins ≥ V _{CC} -0.3V or ≤ 0.3 V (Toggling) f ≤ 10 MHz	Comm'l Industrial	10 15	mA
I _{CCSB1}	V _{CC} TTL Standby Current	CE ≥ V _{IH} All Pins = V _{IH} or V _{IL} (Toggling) f ≤ 10 MHz	Comm'l Industrial	20 25	mA
I _{CC1}	V _{CC} Active Current	CE = V _{IL} f ≤ 10 MHz I _{OUT} = 0 mA (Open Outputs)	Comm'l Industrial	25 30	mA
I _{PP1}	V _{PP} Current During Read	CE = OE = V _{IL} , V _{PP} = V _{CC}		10	µA
I _{LI}	Input Leakage Current	0 V < V _{IN} < 5.5 V		-10 10	µA
I _{LO}	Output Leakage Current	0 V < V _{OUT} < 5.5 V		-10 10	µA


NOTE: 1. I_{CC1} is tested with OE = V_{IH} to simulate open outputs.

AC READ CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$, $V_{PP} = V_{CC}$)

SYMBOL	PARAMETER	TEST CONDITIONS	-25		-35		-45		-55		-70		UNITS
			MIN	MAX									
t_{ACC}	Address to Output Delay	$\overline{OE} = \overline{OE} = V_{IL}$, $C_L = C_{L1}$		25		35		45		55		70	ns
t_{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$, $C_L = C_{L1}$		25		35		45		55		70	ns
t_{OE}	Output Enable to Output Delay	$\overline{OE} = V_{IL}$, $C_L = C_{L1}$		12		15		20		25		30	ns
t_{DF}	Output Disable to Output Float (Note 2)	$C_L = C_{L2}$		12		15		20		25		30	ns
t_{OH}	Output Hold		0		0		0		0		0		ns

NOTE: 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

3


AC READ TIMING DIAGRAM

NOTE: 3. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .

CAPACITANCE⁽⁴⁾ ($T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

SYMBOL	PARAMETER	CONDITIONS	TYP ⁽⁴⁾	MAX	UNITS
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	8	12	pF
C_{VPP}	V_{PP} Capacitance	$V_{PP} = 0 \text{ V}$	18	25	pF

NOTE: 4. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.

TEST LOAD (High Impedance Test Systems)

NOTE: 5. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters. A 0.1 microfarad capacitor in parallel with a 0.01 microfarad capacitor connected between V_{CC} and ground is recommended. Inadequate decoupling may result in access time degradation or other transient performance failures.


PROGRAMMING INFORMATION**DC CHARACTERISTICS** ($T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25 \pm 0.25\text{ V}$, $V_{PP} = 12.75 \pm 0.25\text{ V}$. See Notes 6, 7 and 8)

SYMBOLS	PARAMETER	MIN	MAX	UNITS
I_{LI}	Input Leakage Current ($V_{IN} = V_{CC}$ or Gnd)	-10	10	μA
I_{PP}	V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$)		60	mA
I_{CC}	V_{CC} Supply Current		50	mA
V_{OL}	Output Low Voltage During Verify ($I_{OL} = 12\text{ mA}$)		0.45	V
V_{OH}	Output High Voltage During Verify ($I_{OH} = -4\text{ mA}$)	2.4		V

- NOTES: 6. V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP} .
 7. V_{PP} must not be greater than 13 volts including overshoot. During $\overline{CE} = \overline{PGM} = V_{IL}$, V_{PP} must not be switched from 5 volts to 12.75 volts or vice-versa.
 8. During power up the \overline{PGM} pin must be brought high ($\geq V_{IH}$) either coincident with or before power is applied to V_{PP} .

AC CHARACTERISTICS ($T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25 \pm 0.25\text{ V}$, $V_{PP} = 12.75 \pm 0.25\text{ V}$)

SYMBOLS	PARAMETER	MIN	TYP	MAX	UNITS
t_{AS}	Address Setup Time	2			μs
t_{OES}	Output Enable Setup Time	2			μs
t_{OS}	Data Setup Time	2			μs
t_{AH}	Address Hold Time	0			μs
t_{OH}	Data Hold Time	2			μs
t_{DF}	Chip Disable to Output Float Delay	0		55	ns
t_{OE}	Data Valid From Output Enable			55	ns
t_{VS}/t_{CES}	V_{PP} Setup Time/ \overline{CE} Setup Time	2			μs
t_{PW}	\overline{PGM} Pulse Width	0.1		1	ms

PROGRAMMING WAVEFORM

DESIGN FEATURES

The WS57C010F features low power design technology that improves power consumption, input noise immunity, and speed. When none of the inputs switch for an extended period (typically 50 ns), the WS57C010F will automatically go into a standby mode, shutting down most of its internal circuitry. This reduces current consumption. The outputs will maintain the output states that were present before the device entered internal standby mode. When any input changes state, the internal circuits are again enabled and power consumption returns to normal.

These low power design features will operate independently of the status of the chip enable or output enable control signals.

ERASURE

To clear all memory locations of their programmed contents, expose the WS57C010F to an ultraviolet light source. Use a dosage of 30 Wseconds/cm² to completely erase the WS57C010F. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12,000 µW/cm² for 40 to 45 minutes. The WS57C010F should be directly under and about one inch from the source. Remove all filters from the UV light source prior to erasing the EPROM.

Note that the WS57C010F will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV sources at 2537Å, exposure to fluorescent light and sunlight (3000Å to 4000Å) will eventually erase the WS57C010F. Prevent exposure to these light sources to avoid problems with system reliability. To use the product in such an environment cover the package window with an opaque label or substance.

Plastic packaged versions may be programmed one time and cannot be erased.

MODE SELECTION

The modes of operation of the WS57C010F are listed below. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A₉ for device signature.

MODE	PINS	CE	OE	PGM	A ₉	A ₀	V _{PP}	V _{CC}	OUTPUTS
Read		V _{IL}	V _{IL}	X ⁽⁹⁾	X	X	X	5.0 V	D _{OUT}
Output Disable		X	V _{IH}	X	X	X	X	5.0 V	High Z
Standby		V _{IH}	X	X	X	X	X	5.0 V	High Z
Programming		V _{IL}	V _{IH}	V _{IL}	X	X	V _{PP} ⁽¹⁰⁾	6.25 V	D _{IN}
Program Verify		V _{IL}	V _{IL}	V _{IH}	X	X	V _{PP} ⁽¹⁰⁾	6.25 V	D _{OUT}
Program Inhibit		V _{IH}	X	X	X	X	V _{PP} ⁽¹⁰⁾	5.0 V	High Z
Signature	Manufacturer ⁽¹¹⁾	V _{IL}	V _{IL}	X	V _H ⁽¹⁰⁾	V _{IL}	X	5.0 V	23 H
	Device ⁽¹¹⁾	V _{IL}	V _{IL}	X	V _H ⁽¹⁰⁾	V _{IH}	X	5.0 V	F8 H

NOTES: 9. X can be V_{IL} or V_{IH}.

10. V_H = V_{PP} = 12.75 ± 0.25 V.

11. A₁ – A₈, A₁₀ – A₁₅ = V_{IL}.

PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS

REFER TO
PAGE 6-1

The WS57C010F is programmed using Algorithm E shown on page 6-11.

ORDERING INFORMATION

PART NUMBER	SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
WS57C010F-25C	25	32 Pin CLLCC	C2	Comm'l	Standard
WS57C010F-25D	25	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-25E	25	32 Pin TSOP	E1	Comm'l	Standard
WS57C010F-25J	25	32 Pin PLDCC	J4	Comm'l	Standard
WS57C010F-25L	25	32 Pin CLDCC	L3	Comm'l	Standard
WS57C010F-35C	35	32 Pin CLLCC	C2	Comm'l	Standard
WS57C010F-35CI	35	32 Pin CLLCC	C2	Industrial	Standard
WS57C010F-35D	35	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-35DI	35	32 Pin CERDIP, 0.6"	D4	Industrial	Standard
WS57C010F-35E	35	32 Pin TSOP	E1	Comm'l	Standard
WS57C010F-35EI	35	32 Pin TSOP	E1	Industrial	Standard
WS57C010F-35J	35	32 Pin PLDCC	J4	Comm'l	Standard
WS57C010F-35JI	35	32 Pin PLDCC	J4	Industrial	Standard
WS57C010F-35L	35	32 Pin CLDCC	L3	Comm'l	Standard
WS57C010F-35LI	35	32 Pin CLDCC	L3	Industrial	Standard
WS57C010F-45C	45	32 Pin CLLCC	C2	Comm'l	Standard
WS57C010F-45CI	45	32 Pin CLLCC	C2	Industrial	Standard
WS57C010F-45D	45	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-45DI	45	32 Pin CERDIP, 0.6"	D4	Industrial	Standard
WS57C010F-45E	45	32 Pin TSOP	E1	Comm'l	Standard
WS57C010F-45EI	45	32 Pin TSOP	E1	Industrial	Standard
WS57C010F-45J	45	32 Pin PLDCC	J4	Comm'l	Standard
WS57C010F-45JI	45	32 Pin PLDCC	J4	Industrial	Standard
WS57C010F-45L	45	32 Pin CLDCC	L3	Comm'l	Standard
WS57C010F-45LI	45	32 Pin CLDCC	L3	Industrial	Standard
WS57C010F-55C	55	32 Pin CLLCC	C2	Comm'l	Standard
WS57C010F-55CI	55	32 Pin CLLCC	C2	Industrial	Standard
WS57C010F-55D	55	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-55DI	55	32 Pin CERDIP, 0.6"	D4	Industrial	Standard
WS57C010F-55E	55	32 Pin TSOP	E1	Comm'l	Standard
WS57C010F-55EI	55	32 Pin TSOP	E1	Industrial	Standard
WS57C010F-55J	55	32 Pin PLDCC	J4	Comm'l	Standard
WS57C010F-55JI	55	32 Pin PLDCC	J4	Industrial	Standard
WS57C010F-55L	55	32 Pin CLDCC	L3	Comm'l	Standard
WS57C010F-55LI	55	32 Pin CLDCC	L3	Industrial	Standard
WS57C010F-70C	70	32 Pin CLLCC	C2	Comm'l	Standard
WS57C010F-70CI	70	32 Pin CLLCC	C2	Industrial	Standard
WS57C010F-70D	70	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-70DI	70	32 Pin CERDIP, 0.6"	D4	Industrial	Standard
WS57C010F-70E	70	32 Pin TSOP	E1	Comm'l	Standard
WS57C010F-70EI	70	32 Pin TSOP	E1	Industrial	Standard
WS57C010F-70J	70	32 Pin PLDCC	J4	Comm'l	Standard
WS57C010F-70JI	70	32 Pin PLDCC	J4	Industrial	Standard
WS57C010F-70L	70	32 Pin CLDCC	L3	Comm'l	Standard
WS57C010F-70LI	70	32 Pin CLDCC	L3	Industrial	Standard

3

NOTES: 12. The actual part marking will not include the initials "WS."
 13. Products in J and E package are one time programmable.

