SRAM

4K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V (±10%) power supply
- Easy memory expansion with CE option
- · All inputs and outputs are TTL compatible
- MT5C1606 output tracks input during WRITE
- MT5C1607 output high impedance during WRITE

OPTIONS	MARKING
Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
30ns access	-30
35ns access	-35
Packages	
Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
Two Volt Data Retention	L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x4 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH and CE goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View) 24L/300DIP 24L/300 SOJ (A-7, B-7) (E-4) A4 [1 • 24 UCC • 24 □ Vcc A5 [2 23 🛚 A3 A5 2 23 A3 **A**6 ☐ 3 22 A2 21 A1 A7 🛚 4 A6 □3 22 A2 A8 ☐ 5 20 D A0 19 D4 A7 🛛 4 21 A1 A9 ☐ 6 A10 🗸 7 18 🗅 D3 A8 🛚 5 20 A0 17 Q4 A11 🛚 8 D1 🛭 9 16 b Q3 A9 [6 19 D4 15 Q2 D2 🛘 10 14 Q1 13 WE A10 🗆 7 18 D3 CE [11 Vss [12 17 Q4 A11 🛚 8 D1 🗓 9 16 Q3 D2 10 15 Q2 CE 11 14 🖟 Q1 Vss ∐12 13 WE 28L/LCC (F-4) 3 2 11 28 27 26 b A2 A7 4 A8 🛚 5 25 D A1 A9 [6 24 D A0 NC 7 23 D4 NC 48 22 DNC A10 [9 21 NC A11 110 20 D3 D1 [11 19 🛚 Q4 D2 [12 18 🛚 Q3 13 14 15 16 17 임생물 50

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	Н	Х	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE (1)	L	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	D	ACTIVE

NOTE: 1. MT5C1607 ONLY

2. MT5C1606 ONLY



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss1.0V to +7.0	0V
Storage Temperature (Ceramic)65°C to +150	
Storage Temperature (Plastic)55°C to +150	°C
Power Dissipation1	
Short Circuit Output Current 50n	nΑ

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C \leq T $_{A}$ \leq 70°C; Vcc = 5.0V \pm 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		ViL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μА	
Output Leakage Current	Output(s) Disabled, 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	loн = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1

					М	AX	-			
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	-30	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ^t RC, Outputs Open	Icc	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC, Outputs Open	ISB1	50	45	40	30	30	30	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX ViL ≤ Vss +0.2V; ViH ≥ Vcc -0.2V; f = 0	ISB2	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	Cı		7	pF	4
Output Capacitance	Vcc = 5V	Со		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Note 5, 13) (0°C \leq T_A \leq 70°C; Vcc = 5V \pm 10%)

DESCRIPTION		-12 -15		-20		-25		-30		-35					
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle							.			I				1	
READ cycle time	^t RC	12		15		20		25		30		35		ns	
Address access time	t AA		12		15		20		25		30		35	ns	
Chip Enable access time	^t ACE		11		12		15		20		25		30	ns	
Output hold from address change	ЮН	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	^t LZCE	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	†HZCE		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t₽U	0		0		0		0		0		0		ns	
Chip Disable to power-down time	^t PD		12		15		20		25		30	-	35	ns	
WRITE Cycle						-									
WRITE cycle time	¹WC	12		15		20		25		30		35		ns	
Chip Enable to end of write	¹CW	10		12		15		20		25		25		ns	
Address valid to end of write	t _{AW}	12		12		15		20		25		25		ns	
Address setup time	^t AS	0		0		0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		0		0		ns	
Write pulse width	^t WP	10		12		15		20		25		25		ns	
Data setup time	^t DS	7		8		10		10		15		15		ns	
Data hold time	tDH	0		0		0		0	-	0		0		ns	
Write Disable to output in Low-Z	^t LZWE	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		6		6		8		10		12		15	ns	
Write Enable to output valid	^t AWE		12		15		20		25		30		35	пѕ	
Data valid to output valid	^t ADV		12		15		20		25		30		35	ns	

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V	Ī
Input rise and fall times	5ns	
Input timing reference levels	1.5V	
Output reference levels	1.5V	
Output load	See Figures 1 and 2	






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- 2. -3.0V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.

- 8. WE is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications refer to page 4-165.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	3	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		_	٧	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2v	ICCDR		95	250	μА	
	Vin ≥ (Vcc -0.2V) or ≤ 0.2V	Vcc = 3v			300	400	μА	
Chip Deselect to Data Retention Time			^t CDR	0		_	ns	4
Operation Recovery Time			^t R	tRC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10





WRITE CYCLE NO. 1 (Write Enable Controlled) 7, 12



WRITE CYCLE NO. 2 (Chip Enable Controlled) 12

