

## 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible — All Inputs and Output
- Static MOS — No Clocks or Refreshing Required
- Access Time — 0.5 to 1  $\mu$ sec Max.
- Simple Memory Expansion — Chip Enable Input
- Fully Decoded — On Chip Address Decode
- Inputs Protected — All Inputs Have Protection Against Static Charge
- Low Cost Packaging — 18 Pin Plastic Dual-In-Line Configuration
- Low Power — Typically 150 mW
- Three-State Output — OR-Tie Capability

The Intel® 2111 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.


The 2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable ( $CE_1$ ) leads allow easy selection of an individual package when outputs are OR-tied.


The Intel 2111 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

A <sub>0</sub> -A <sub>7</sub>	ADDRESS INPUTS
OD	OUTPUT DISABLE
R/W	READ/WRITE INPUT
CE <sub>1</sub>	CHIP ENABLE 1
CE <sub>2</sub>	CHIP ENABLE 2
I/O <sub>1</sub> -I/O <sub>4</sub>	DATA INPUT/OUTPUT

BLOCK DIAGRAM



**Absolute Maximum Ratings\***

Ambient Temperature Under Bias . . . . .	0°C to 70°C
Storage Temperature . . . . .	-65°C to +150°C
Voltage On Any Pin	
With Respect to Ground . . . . .	-0.5V to +7V
Power Dissipation . . . . .	1 Watt

**\*COMMENT:**


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. and Operating Characteristics for 2111, 2111-1, 2111-2**


$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$I_{LI}$	Input Load Current			10	$\mu\text{A}$	$V_{IN} = 0$ to $5.25\text{V}$
$I_{LOH}$	I/O Leakage Current			15	$\mu\text{A}$	$\bar{CE}_1 = \bar{CE}_2 = 2.2\text{V}, V_{I/O} = 4.0\text{V}$
$I_{LOL}$	I/O Leakage Current			-50	$\mu\text{A}$	$\bar{CE}_1 = \bar{CE}_2 = 2.2\text{V}, V_{I/O} = 0.45\text{V}$
$I_{CC1}$	Power Supply Current		30	60	mA	$V_{IN} = 5.25\text{V}$ $I_{I/O} = 0\text{mA}, T_A = 25^\circ\text{C}$
$I_{CC2}$	Power Supply Current			70	mA	$V_{IN} = 5.25\text{V}$ $I_{I/O} = 0\text{mA}, T_A = 0^\circ\text{C}$
$V_{IL}$	Input Low Voltage	-0.5		+0.65	V	
$V_{IH}$	Input High Voltage	2.2		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage			0.45	V	$I_{OL} = 2.0\text{mA}$
$V_{OH}$	Output High Voltage		2.2		V	$I_{OH} = -150\ \mu\text{A}$

OUTPUT SOURCE CURRENT VS.  
OUTPUT VOLTAGE



OUTPUT SINK CURRENT VS.  
OUTPUT VOLTAGE



NOTE: 1. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.

# SILICON GATE MOS 2111, 2111-1, 2111-2

## A.C. Characteristics for 2111

**READ CYCLE**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$t_{RC}$	Read Cycle	1,000	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = $1.5\text{V}$ Load = 1 TTL Gate and $C_L = 100\text{pF}$ .		ns	
$t_A$	Access Time			1,000	ns	
$t_{CO}$	Chip Enable To Output			800	ns	
$t_{OD}$	Output Disable To Output			700	ns	
$t_{DF}$ <sup>[3]</sup>	Data Output to High Z State	0		200	ns	
$t_{OH}$	Previous Read Data Valid after change of Address	40			ns	

## WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$t_{WC}$	Write Cycle	1,000	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = $1.5\text{V}$ Load = 1 TTL Gate and $C_L = 100\text{pF}$ .		ns	
$t_{AW}$	Write Delay	150			ns	
$t_{CW}$	Chip Enable To Write	900			ns	
$t_{DW}$	Data Setup	700			ns	
$t_{DH}$	Data Hold	100			ns	
$t_{WP}$	Write Pulse	750			ns	
$t_{WR}$	Write Recovery	50			ns	
$t_{DS}$	Output Disable Setup	200			ns	

## A. C. CONDITIONS OF TEST

Input Pulse Levels: +0.65 Volt to 2.2 Volt

Input Pulse Rise and Fall Times: 20nsec

Timing Measurement Reference Level: 1.5 Volt


Output Load: 1 TTL Gate and  $C_L = 100\text{pF}$

## Capacitance<sup>[2]</sup> $T_A = 25^\circ\text{C}$ , $f = 1\text{MHz}$


Symbol	Test	Limits (pF)	
		Typ. <sup>[1]</sup>	Max.
$C_{IN}$	Input Capacitance (All Input Pins) $V_{IN} = 0\text{V}$	4	8
$C_{OUT}$	Output Capacitance $V_{OUT} = 0\text{V}$	10	15

## Waveforms

### READ CYCLE



### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested.

3.  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $\overline{OD}$ , whichever occurs first.

# SILICON GATE MOS 2111, 2111-1, 2111-2

## 2111-1 (500 ns Access Time)

### A.C. Characteristics for 2111-1

READ CYCLE  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$t_{RC}$	Read Cycle	500			ns	
$t_A$	Access Time			500	ns	
$t_{CO}$	Chip Enable To Output			350	ns	
$t_{OD}$	Output Disable To Output			300	ns	
$t_{DF}$ <sup>[2]</sup>	Data Output to High Z State	0		150	ns	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$ .
$t_{OH}$	Previous Read Data Valid after change of Address	40			ns	

### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$t_{WC}$	Write Cycle	500			ns	
$t_{AW}$	Write Delay	100			ns	
$t_{CW}$	Chip Enable To Write	400			ns	
$t_{DW}$	Data Setup	280			ns	
$t_{DH}$	Data Hold	100			ns	
$t_{WP}$	Write Pulse	300			ns	
$t_{WR}$	Write Recovery	50			ns	
$t_{DS}$	Output Disable Setup	150			ns	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$ .

## 2111-2 (650 ns Access Time)

### A.C. Characteristics for 2111-2

READ CYCLE  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$t_{RC}$	Read Cycle	650			ns	
$t_A$	Access Time			650	ns	
$t_{CO}$	Chip Enable To Output			400	ns	
$t_{OD}$	Output Disable To Output			350	ns	
$t_{DF}$ <sup>[2]</sup>	Data Output to High Z State	0		150	ns	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$ .
$t_{OH}$	Previous Read Data Valid after change of Address	40			ns	

### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
$t_{WC}$	Write Cycle	650			ns	
$t_{AW}$	Write Delay	150			ns	
$t_{CW}$	Chip Enable To Write	550			ns	
$t_{DW}$	Data Setup	400			ns	
$t_{DH}$	Data Hold	100			ns	
$t_{WP}$	Write Pulse	400			ns	
$t_{WR}$	Write Recovery	50			ns	
$t_{DS}$	Output Disable Setup	150			ns	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$ .

NOTES: 1. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltage.

2.  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $OD$ , whichever occurs first.