

2104A FAMILY 4096 x 1 BIT DYNAMIC RAM

	2104A-1	2104A-2	2104A-3	2104A-4
Max. Access Time (ns)	150	200	250	300
Read, Write Cycle (ns)	320	320	375	425
Max. IDD (mA)	35	32	30	30

- Highest Density 4K RAM Industry Standard 16 Pin Package
- Low Power 4K RAM
- All Inputs Including Clocks TTL Compatible
- ±10% Tolerance on All Power Supplies +12V, +5V, -5V
- Refresh Period: 2 ms
- On-Chip Latches for Addresses, Chip Select and Data In
- Simple Memory Expansion: Chip Select
- Output is Three-State, TTL Compatible; Data is Latched and Valid into Next Cycle
- Compatible with Intel® 2116 16K RAM


The Intel® 2104A is a 4096 word by 1 bit MOS RAM fabricated with N-channel silicon gate technology for high performance and high functional density.

The efficient design of the 2104A allows it to be packaged in the industry standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

The use of the 16 pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 2104A on 6 address input pins. The two 6 bit address words are latched into the 2104A by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.


A new unique dynamic storage cell provides high speed along with low power dissipation and wide voltage margins. The memory cell requires refreshing for data retention. Refreshing is most easily accomplished by performing a read cycle at each of the 64 row addresses every 2 milliseconds.

The 2104A is designed for page mode operation, "RAS-only refreshing," and "CAS-only deselection." Thus it is compatible with the Intel® 2116, 16K RAM.



PIN NAMES

A ₀ · A ₅	ADDRESS INPUTS	WE	WRITE ENABLE
CAS	COLUMN ADDRESS STROBE	Vee	POWER (-5V)
Ċ\$	CHIP SELECT	Vcc	POWER (+5V)
DiN	DATA IN	VDD	POWER (+12V)
DOUT	DATA OUT	Vss	GROUND
RAS	ROW ADDRESS STROBE		



ABSOLUTE MAXIMUM RATINGS*

*COMMENT:

Ambient Temperature Under Bias10°C to +80°C
Storage Temperature65°C to +150°C
Voltage on any Pin Relative to VBB
$(V_{SS} - V_{BB} \ge 4.5V)$ 0.3V to +20V
Power Dissipation 1.0W
Data Out Current 50 m A

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1]

 $T_A = 0^\circ$ to 70° C, $V_{DD} = +12$ V $\pm 10\%$, $V_{CC} = +5$ V $\pm 10\%$, $V_{BB} = -5$ V $\pm 10\%$, $V_{SS} = 0$ V, unless otherwise noted.

	Parameter	Limits						
Symbol		Min.	Тур.(2)	Max.	Unit	Conditions		
I _{LI}	Input Load Current (any input)			10	μА	V _{IN} = V _{IL MIN} to V _{IH MAX}		
ILO	Output Leakage Current for High Impedance State			10	μΑ	Chip deselected: RAS and CAS at V _{IH} V _{OUT} = 0 to 5.5V		
I _{DD1} [3]	V _{DD} Standby Current		0.7	2	mA	V _{DD} = 13.2V CAS and RAS at V _{IH} .		
			0.7	1.5	mA	V _{DD} = 12.6V Chip deselected prior		
I _{BB1}	V _{BB} Standby Current		5	50	μΑ	V _{DD} = 13.2V See Note 5.		
I _{DD2} [3]	Operating V _{DD} Current		24	35	mA	2104A-1 t _{CYC} = 320 ns		
	(Device Selected)		22	32	mA	2104A-2 t _{CYC} = 320 ns		
			20	30	mA	2104A-3, 4 t _{CYC} = 375 ns		
I _{BB2}	Operating V _{BB} Current		160	400	μΑ	Device Selected. Min cycle time.		
I _{CC1} ^[4]	V _{CC} Supply Current when Deselected			10	μΑ			
I _{DD3}	Operating V _{DD} Current		12	25	mA	2104A-1, 2 t _{CYC} = 320 ns		
	(RAS-only cycle)		10	22	mA	2104A-3, 4 t _{CYC} = 375 ns		
V _{IL}	Input Low Voltage (any input)	-1.0		0.8	٧			
V _{IH}	Input High Voltage	2.4		7.0	V			
V _{OL}	Output Low Voltage	0.0		0.4	٧	I _{OL} = 3.2 mA		
VoH	Output High Voltage	2.4		V _{CC}	٧	I _{OH} = ~5 mA		

CAPACITANCE [6] TA = 25°C

Symbol	Test	Тур.	Max.	Unit	Conditions
C _{I1}	Input Capacitance (A ₀ -A ₅), D _{IN} , CS	3	7	pF	V _{IN} = V _{SS}
C _{I2}	Input Capacitance RAS, WRITE	3	7	рF	V _{IN} = V _{SS}
C ₀	Output Capacitance (DOUT)	4	7	рF	V _{OUT} = 0V
C _{I3}	Input Capacitance CAS	6	7	рF	V _{IN} = V _{SS}

Notes: 1. All voltages referenced to VSS. The only requirement for the sequence of applying voltages to the device is that VDD, VCC, and VSS should never be 0.3V or more negative than VBB. After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycle (any valid memory cycles containing both RAS and CAS) prior to normal operation.

2. Typical values are for $T_A = 25^{\circ}C$ and nominal power supply voltages.

3. The IDD current flows to VSS.

When chip is selected V_{CC} supply current is dependent on output loading. V_{CC} is connected to output buffer only.
 The chip is deselected; i.e., output is brought to high impedance state by CAS-only cycle or by a read cycle with CS at V_{IH}.
 Capacitance measured with Boonton Meter.

A.C.CHARACTERISTICS[1]

 $T_{A} = 0^{\circ} C \text{ to } 70^{\circ} C, V_{DD} = 12 \text{V} \pm 10\%, V_{CC} = 5 \text{V} \pm 10\%, V_{BB} = -5 \text{V} \pm 10\%, V_{SS} = 0 \text{V}, \text{unless otherwise noted}.$

READ, WRITE, AND READ MODIFY WRITE CYCLES

	D	210	2104A-1		2104A-2		2104A-3		2104A-4	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
^t REF	Time Between Refresh		2		2		2		2	ms
tRP	RAS Precharge Time	100		115		115		125		ns
tCP	CAS Precharge Time	60		80		110		110		ns
tRCL[2]	RAS to CAS Leading Edge Lead Time	20	. 50	25	70	35	110	80	135	ns
tCRP	CAS to RAS Precharge Time	0		0		0		0		ns
tRSH	RAS Hold Time	100		130		140		165		ns
tCSH	CAS Hold Time	150		200	•	250		300		ns
^t AR	RAS to Address or CS Hold Time	95		120		160		215		ns
†ASR	Row Address Set-Up Time	0		0		0		0		ns
tASC	Column Address or CS Set-Up Time	-5		0		0		0		ns
tRAH	Row Address Hold Time	20		25		35		80		ns
tCAH	Column Address or CS Hold Time	45		50		50		80		ns
tŢ	Rise or Fall Time		50		50		50		50	ns
tOFF	Output Buffer Turn-Off Delay	0	50	0	60	0	60	0	80	ns
tCAC ^[3]	Access Time From CAS		100		130		140		165	ns
tRAC[3]	Access Time From RAS		150		200		250		300	ns

READ CYCLE

Symbol		210	2104A-2		2104A-3		2104A-4			
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
†RC	Random Read or Write Cycle Time	320		320		375		425		ns
tRAS	RAS Pulse Width	150	32000	200	32000	250	32000	300	32000	ns
†CAS	CAS Pulse Width	100		130		140		165		ns
tRCS	Read Command Set-Up Time	0	-	0,	-	0		0		ns
tRCH	Read Command Hold Time	0		0		0		0		ns
tDOH	Data Out Hold Time	32		32		32		32		μs

WRITE CYCLE^[4]

	Parameter	210	2104A-1		2104A-2		2104A-3		2104A-4	
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tRC	Random Read or Write Cycle Time	320		320		375		425		ns
tRAS	RAS Pulse Width	150	32000	200	32000	250	32000	300	32000	пѕ
†CAS	CAS Pulse Width	100		130		140		165		ns
twcs	Write Command Set-Up Time	0		0		0		0		ns
tWCH	Write Command Hold Time	55		75		75		80		ns
tWCR	Write Command Hold Time Referenced to RAS	105		145		185		215		ns
tWP	Write Command Pulse Width	45		55		75		80		ns
tRWL	Write Command to RAS Lead Time	100		130		140		150		ns
tCWL	Write Command to CAS Lead Time	100		130		140		150		ns
tDS	Data-In Set-Up Time	0		0	-	0	·	0		ns
t _{DH}	Data-In Hold Time	55		75		75		80		ns
tDHR	Data-In Hold Time Referenced to RAS	105		145		185		215		ns

Notes: 1. All voltages referenced to V_{SS} . Minimum timings do not allow for t_T or skews.


^{2.} CAS must remain at VIH a minimum of tRCL MIN after RAS switches to VIL. To achieve the minimum guaranteed access time (t_{RAC}), CAS must switch to V_{IL} at or before t_{RCL} of t_{RAC} – t_T – t_{CAC} as described in the Applications Information on page 2-45. t_{RCL} MAX is given for reference only as t_{RAC} – t_{CAC}.

3. Load = 2 TTL and 100 pF. See Applications Information.


In a write cycle D_{OUT} latch will contain data written into call. In a read-modify-write cycle D_{OUT} latch will contain data read from cell. If WE goes low after CAS and prior to t_{CAC}, D_{OUT} is indeterminate.

WAVEFORMS

READ CYCLE



WRITE CYCLE



(See page 2-44 for notes)

A.C.CHARACTERISTICS[1]

 $T_{A} = 0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{DD} = 12\text{V } \pm 10\%, V_{CC} = 5\text{V } \pm 10\%, V_{BB} = -5\text{V } \pm 10\%, V_{SS} = 0\text{V,unless otherwise noted.}$


READ-MODIFY-WRITE CYCLE

	Parameter	2104A-1		2104A-2		210	4A-3	2104A-4		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RWC}	Read Modify Write Cycle Time ^[2]	350		445		505		575		ns
t _{CRW}	RMW Cycle CAS Width	200		260		280		315		ns
t _{RRW}	RMW Cycle RAS Width	250		330		390		450		ns
t _{RWL}	RMW Cycle RAS Lead Time	100		130		140		150		ns
t _{CWH}	RMW Cycle CAS Hold Time	250		330		390		450		ns
t _{CWL}	Write Command to CAS Lead Time	100		130		140		150		ns
t _{WP}	Write Command Pulse Width	45		55		75		80		ns
t _{RCS}	Read Command Set-Up Time	0		0		0		0_		ns
t _{MOD}	Modify Time	0	10	0	10	0	10	0	10	μs
t _{DS}	Data-In Set-Up Time	0		0		0		0		ns
t _{DH}	Data-In Hold Time	55		75		75		80		ns

Notes: 1. All voltages referenced to VSS.
2. The minimum cycle timing does not allow for t_T or skews.

WAVEFORMS

READ-MODIFY-WRITE CYCLE





Notes: 1,2. V_{IHMIN} and V_{ILMAX} are reference levels for measuring timing of input signals.


3,4. VOHMIN and VOLMAX are reference levels for measuring timing of DOUT.

In a write cycle D_{OUT} latch will contain data written into cell. In a read-modify-write cycle D_{OUT} latch will contain data read from cell. If WE goes low after CAS and prior to t_{CAC₁}D_{OUT} is indeterminate.

TYPICAL CHARACTERISTICS








APPLICATIONS

ADDRESSING

Two externally applied negative going TTL clocks, Row Address Strobe (\overline{RAS}), and Column Address Strobe (\overline{CAS}), are used to strobe the two sets of 6 addresses into internal address buffer registers. The first clock, \overline{RAS} , strobes in the six low order addresses (A₀-A₅) which selects one of 64 rows and begins the timing which enables the column sense amplifiers. The second clock, \overline{CAS} , strobes in the six high order addresses (A₆-A₁₁) to select one of 64 column sense amplifiers and Chip Select (\overline{CS}) which enables the data out buffer.

An address map of the 2104A is shown below. Address "0" corresponds to all addresses at $V_{\rm IL}$. All addresses are sequentially located on the chip.

2104A Address Map



DATA CYCLES/TIMING

A memory cycle begins with addresses stable and a negative transition of \overline{RAS} . See the waveforms on page 4. It is not necessary to know whether a Read or Write cycle is to be performed until \overline{CAS} becomes valid.

Note that Chip Select (\overline{CS}) does not have to be valid until the second clock, \overline{CAS} . It is, therefore, possible to start a memory cycle <u>before</u> it is known which device must be selected. This can result in a significant improvement in

system access time since the decode time for chip select does not enter into the calculation for access time.

Both the RAS and CAS clocks are TTL compatible and do not require level shifting and driving at high voltage MOS levels. Buffers internal to the 2104A convert the TTL level signals to MOS levels inside the device. Therefore, the delay associated with external TTL-MOS level converters is not added to the 2104A system access time.

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during \overline{CAS} . The output pin of a selected device will unconditionally go to a high impedance state immediately following the leading edge of \overline{CAS} and remain in this state until valid data appears at the output at access time. The selected output data is internally latched and will remain valid until a subsequent \overline{CAS} is given to the device by a Read, Write, Read-Modify-Write, \overline{CAS} only or Refresh cycle. Data-out goes to a high impedance state for all non-selected devices.

Device access time, t_{ACC} , is the longer of two calculated intervals:

1.
$$t_{ACC} = t_{RAC}$$
 OR 2. $t_{ACC} = t_{RCL} + t_T + t_{CAC}$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. Row to column address strobe lead time, t_{RCL} , and transition time, t_{T} , are system dependent timing parameters. For example, substituting the device parameters of the 2104A-4 and assuming a TTL level transition time of 5 ns yields:

3.
$$t_{ACC}=t_{RAC}=$$
 300ns for 80 nsec $\leqslant t_{RCL} \leqslant$ 130nsec

4.
$$t_{ACC} = t_{RCL} + t_T + t_{CAC} = t_{RCL} + 170$$
ns for $t_{RCL} > 130$ ns.

Note that if 80 nsec \leqslant $t_{RCL} \leqslant$ 130 nsec, device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCL} >$ 130 nsec, access time is determined by equation 4. This 50ns interval (shown in the t_{RCL} inequality in equation 3) in which the falling edge of \overline{CAS} can occur without affecting access time is provided to allow for system timing skew in the generation of \overline{CAS} . This allowance for a t_{RCL} skew is designed in at the device level to allow minimum access times to be achieved in practical system designs.

WRITE CYCLE

A Write Cycle is generally performed by bringing Write Enable (\overline{WE}) low before \overline{CAS} . D_{OUT} will be the data written into the cell addressed. If \overline{WE} goes low after \overline{CAS} and prior to t_{CAC} , D_{OUT} will be indeterminate.

READ-MODIFY-WRITE CYCLE


A Read-Modify-Write Cycle is performed by bringing Write Enable (\overline{WE}) low after access time, t_{RAC} , with \overline{RAS} and \overline{CAS} low. Data in must be valid at or before the falling edge of \overline{WE} . In a read-modify-write cycle D_{OUT} is data read and does not change during the modify-write portion of the cycle.

CAS ONLY (DESELECT) CYCLE

In some applications, it is desirable to be able to deselect all memory devices without running a regular memory cycle. This may be accomplished with the 2104A by performing a CAS-Only Cycle. Receipt of a CAS without RAS deselects the 2104A and forces the Data Output to the high-impedance state. This places the 2104A in its lowest power, standby condition. I_{DD} will be about twice I_{DD1} for the first cycle of \overline{CAS} -only deselection and I_{DD1} for any additional \overline{CAS} -only cycles. The cycle timing and \overline{CAS} timing should be just as if a normal $\overline{RAS}/\overline{CAS}$ cycle was being performed.

CHIP SELECTION/DESELECTION

The 2104A is selected by driving CS low during a Read,



Write, or Read-Modify-Write cycle. A device is deselected by 1) driving \overline{CS} high during a Read, Write, or Read-Modify-Write cycle or 2) performing a \overline{CAS} Only cycle independent of the state of \overline{CS} .

REFRESH CYCLES

Each of the 64 rows internal to the 2104A must be refreshed every 2 msec to maintain data. Any data cycle (Read, Write, Read-Modify-Write) refreshes the entire selected row (defined by the low order row addresses). The refresh operation is independent of the state of chip select. It is evident, of course, that if a Write or Read-Modify-Write cycle is used to refresh a row, the device should be deselected ($\overline{\text{CS}}$ high) if it is desired not to change the state of the selected cell.

RAS/CAS TIMING

The device clocks, RAS and CAS, control operation of the 2104A. The timing of each clock and the timing relationships of the two clocks must be understood by the user in order to obtain maximum performance in a memory system.

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving $\overline{\text{RAS}}$ and/or $\overline{\text{CAS}}$ low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle must not begin until the minimum precharge time, t_{RP} , has been met.

PAGE MODE OPERATION

The 2104A is designed for page mode operation and is presently being characterized for that mode. Specifications will be available at a later date.

POWER SUPPLY


Typical power supply current waveforms versus time are shown below for both a RAS/CAS cycle and a CAS only cycle. IDD and IBB current surges at RAS and CAS edges make adequate decoupling of these supplies important. Due to the high frequency noise component content of the current waveforms, the decoupling capacitors should be low inductance, ceramic units selected for their high frequency performance.

It is recommended that a 0.1 μF ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1 μF ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10 μF tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

A 0.01 μF ceramic capacitor is recommended between V_{CC} and V_{SS} at every eighth device to prevent noise coupling to the V_{CC} line which may affect the TTL peripheral logic in the system.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the $V_{DD},\,V_{BB},\,$ and V_{SS} supply lines be

gridded both horizontally and vertically at each device in the array. This technique allows use of double-sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



DECOUPLING CAPACITORS

- D = 0.1 μ F to V_{DD} TO V_{SS}
- B = 0.1 µF VBB TO VSS
- C = 0.01 μF V_{CC} TO V_{SS}