

# 27C040 4M (512K x 8) CHMOS EPROM

- **JEDEC Approved EPROM Pinout** 
  - 32-Pin DIP
  - Simple Upgrade from Lower Densities
- Easy Upgrade Capability to 8 MbIt Density
- **Versatile EPROM Features** 
  - CMOS and TTL Compatibility
  - Two Line Control

- **■** Fast Programming
  - Quick-Pulse Programming™ Algorithm
  - Programming Time as Fast as 60 Seconds
- High-Performance
  - -- 150 ns, ± 10% V<sub>CC</sub>
  - 50 mA I<sub>CC</sub> Active

The Intel 27C040 is a 5V-only, 4,194,304-bit Erasable Programmable Read Only Memory, organized as 524,288 words of 8 bits each. It is pin compatible with lower density DIP EPROMs (JEDEC) and provides for simple upgrade to 8 Mbits in the future.

The 27C040 represents state-of-the-art 1 micron CMOS manufacturing technology while providing unequaled performance. Its 150 ns speed (T<sub>ACC</sub>) offers no-wait-state operation with high performance CPUs in applications ranging from numerical control to office automation to telecommunications.

The 27C040 is equally at home in both a TTL or CMOS environment. It programs as fast as 60 seconds using Intel's industry leading Quick-Pulse Programming algorithm.




Figure 1. Block Diagram

290239-1



## Pin Names

A <sub>0</sub> -A <sub>19</sub>	ADDRESSES
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
PGM	PROGRAM
00-07	OUTPUTS
NC	NO INTERNAL CONNECT

8Mbit	2Mbit_	1Mbit	512K	256K
A <sub>19</sub>	Vpp	Vpp		
A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>		
A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	Vpp
A <sub>12</sub>				
A <sub>7</sub>	A <sub>7</sub>	A7	A <sub>7</sub>	A <sub>7</sub>
A <sub>6</sub>				
A <sub>5</sub>				
A <sub>4</sub>				
Aз	A <sub>3</sub>	A <sub>3</sub>	Аз	A <sub>3</sub>
A <sub>2</sub>				
A <sub>1</sub>				
A <sub>0</sub>				
O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	00
O <sub>1</sub>	01	01	01	01
02	02	02	02	02
GND	GND	GND	GND	GND

	27C04	0	
V <sub>PP</sub> C	1	32	J v <sub>cc</sub>
<b>^</b> 16 ☐	2	31	3 A 18
A <sub>15</sub> 口	3	30	3 A 1 7
A <sub>12</sub> 口	4	29	3 A <sub>14</sub>
A7 C	5	28	3 A <sub>13</sub>
ᄻᅜ	6	27	3 ^e
ᄻᄆ	7	26	3 Ag
ᄺ	8	25	3 411
A3 C	9	24	3 OE
A <sub>2</sub> C	10	23	3 A <sub>10</sub>
410	11	22	) ČĒ
<b>^</b> ₀⊏	12	21	<b>3</b> 07
∾⊏	13	20	3 °6
ᅃᄆ	14	19	305
o₂ ⊏	15	18	<b>3</b> 04
GND 🗆	16	17	<b>3</b> 03
l		ᆜ	

256K	512K	1Mbit	2Mbit	8Mbit
1		V <sub>CC</sub> PGM	V <sub>CC</sub>	Vcc
Vcc	Vcc	NC NC	A <sub>17</sub>	A <sub>18</sub> A <sub>17</sub>
A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>
A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>
A <sub>8</sub>	A <sub>8</sub>	A <sub>B</sub>	A <sub>8</sub>	A <sub>8</sub>
Ag	A <sub>9</sub>	Ag	Ag	A <sub>9</sub>
A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>
Œ	OE/V <sub>PP</sub>	Œ	ŌĒ	ŌĒ/V <sub>PP</sub>
A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>
CE	CE	CE	Œ	CE
07	07	07	07	07
O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	06	06
05	O <sub>5</sub>	05	05	O <sub>5</sub>
O <sub>4</sub>	04	04	04	O <sub>4</sub>
O <sub>3</sub>	О3	O <sub>3</sub>	О3	О3

290239-2

Figure 2. DIP Pin Configuration



### **ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature 0°C to 70°C(1)
Temperature Under Bias 10°C to 80°C
Storage Temperature
Voltage on Any Pin (except $A_9$ , $V_{CC}$ and $V_{PP}$ ) with Respect to GND $-0.6V$ to $6.5V^{(2)}$
Voltage on A <sub>9</sub> with Respect to GND0.6V to 13.0V <sup>(2)</sup>
V <sub>PP</sub> Supply Voltage with Respect to GND0.6V to 14V <sup>(2)</sup>
V <sub>CC</sub> Supply Voltage with Respect to GND0.6V to 7.0V <sup>(2)</sup>

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## **READ OPERATION DC CHARACTERISTICS** $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
ILI	Input Load Current	7		0.01	1.0	μΑ	V <sub>IN</sub> = 0V to 5.5V
lLO	Output Leakage Current				± 10	μΑ	V <sub>OUT</sub> = 0V to 5.5V
ISB	V <sub>CC</sub> Standby Current				1.0	mA	CE = VIH
					100	μΑ	CE = V <sub>CC</sub> ±0.2V
Icc	V <sub>CC</sub> Operating Current	3			50	mA	CE = V <sub>IL</sub> f = 5 MHz, l <sub>OUT</sub> = 0 mA
lpp	V <sub>PP</sub> Operating Current	3			10	μΑ	V <sub>PP</sub> = V <sub>CC</sub>
los	Output Short Circuit Current	4, 6			100	mA	
VIL	Input Low Voltage		-0.5		0.8	٧	
ViH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
VOL	Output Low Voltage				0.45	٧	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage		2.4			٧	I <sub>OH</sub> = -400 μA
V <sub>PP</sub>	V <sub>PP</sub> Operating Voltage	5	V <sub>CC</sub> - 0.7		V <sub>CC</sub>	٧	

#### NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- 2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is  $V_{CC} + 0.5V$  which, during transitions, may overshoot to  $V_{CC} + 2.0V$  for periods < 20 ns.
- 3. Maximum active power usage is the sum I<sub>PP</sub> + I<sub>CC</sub>. Maximum current is with outputs O<sub>0</sub> to O<sub>7</sub> unloaded.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- 5. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, or may be one diode voltage drop below V<sub>CC</sub>. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- 6. Sampled, not 100% tested.
- 7. Typical limits are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

# READ OPERATION AC CHARACTERISTICS(1) $V_{CC} = 5.0V \pm 10\%$

Versions(4)		V <sub>CC</sub> ± 10%	V <sub>CC</sub> ± 10% 27C040-150V10		27C040-200V10		Units
Symbol	Parameter	Notes	Min	Max	Min	Max	
tACC	Address to Output Delay			150		200	ns
t <sub>CE</sub>	CE to Output Delay	2		150		200	ns
t <sub>OE</sub>	OE to Output Delay	2		60		70	ns
t <sub>DF</sub>	OE High to Output High Z	3		50		60	ns
tон	Output Hold from Addresses, CE or OE Change-Whichever is First	3	0		0		ns

#### NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.

2. OE may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.

3. Sampled, not 100% tested.


4. Model number prefixes: No prefix = CERDIP.

5. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.


# CAPACITANCE(3) TA = 25°C, f = 1MHz

Symbol	Parameter	Typ(5)	Max	Unit	Conditions
CIN	Input Capacitance	4	8	pF	V <sub>IN</sub> = 0V
Cour	Output Capacitance	8	12	pF	$V_{OUT} = 0V$
C <sub>VPP</sub>	V <sub>PP</sub> Capacitance	18	25	pF	$V_{PP} = 0V$

### AC INPUT/OUTPUT REFERENCE WAVEFORM




## AC TESTING LOAD CIRCUIT



5







### **DEVICE OPERATION**

The Mode Selection table lists 27C040 operating modes. Read Mode requires a single 5V power supply. All inputs, except V<sub>CC</sub> and V<sub>PP</sub>, and A<sub>9</sub> during inteligent Identifier Mode, are TTL or CMOS.

**Table 1. Mode Selection** 

Mode		Notes	CE	ŌĒ	Ag	A <sub>0</sub>	V <sub>PP</sub>	v <sub>cc</sub>	Outputs
Read		1	VIL	VIL	х	Х	Vcc	Vcc	D <sub>OUT</sub>
Output Disa	ble		VIL	V <sub>IH</sub>	х	Х	Vcc	Vcc	High Z
Standby			VIH	Х	Х	X	Vcc	Vcc	High Z
Program		2	VIL	V <sub>IH</sub>	Х	Х	V <sub>PP</sub>	V <sub>CP</sub>	D <sub>IN</sub>
Program Ve	erify		V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	V <sub>PP</sub>	V <sub>CP</sub>	D <sub>OUT</sub>
Program Inf	nibit		V <sub>IH</sub>	V <sub>IH</sub>	Х	х	Vpp	V <sub>CP</sub>	High Z
inteligent	Manufacturer	2, 3	VIL	V <sub>IL</sub>	V <sub>ID</sub>	V <sub>IL</sub>	Vcc	Vcc	89 H
Identifier	Device	1	VIL	VIL	V <sub>ID</sub>	ViH	Vcc	Vcc	3D H

### NOTES:

1. X can be  $V_{IL}$  or  $V_{IH}$ 2. See DC Programming Characteristics for  $V_{CP}$ ,  $V_{PP}$  and  $V_{ID}$  voltages. 3.  $A_1-A_8$ ,  $A_{10}-A_{18}=V_{IL}$ 



### Read Mode

The 27C040 has two control functions; both must be enabled to obtain data at the outputs.  $\overline{CE}$  is the power control and device select.  $\overline{OE}$  controls the output buffers to gate data to the outputs. With addresses stable, the address access time ( $t_{ACC}$ ) equals the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Outputs display valid data  $t_{OE}$  after  $\overline{OE}$ 's falling edge, assuming  $t_{ACC}$  and  $t_{CE}$  times are met.

V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

### Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, and address decoder should enable  $\overline{CE}$ , while  $\overline{OE}$  should be connected to all memory devices and the system's  $\overline{READ}$  control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

## Standby Mode

Standby Mode substantially reduces  $V_{CC}$  current. When  $\overline{CE} = V_{IH}$ , the outputs are in a high impedance state, independent of  $\overline{OE}$ .

## Program Mode

Caution: Exceeding 14V on V<sub>PP</sub> will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

Program Mode is entered when  $V_{PP}$  is raised to 12.75V. Data is introduced by applying an 8-bit word to the output pins. Pulsing  $\overline{CE}$  low while  $\overline{OE} = V_{HH}$  programs that data into the device.

## **Program Verify**

A verify should be performed following a program operation to determine that bits have been correctly programmed. With  $V_{CC}$  at 6.25V a substantial program margain is ensured. The verify is performed with  $\overline{CE}$  at  $V_{IH}$ . Valid data is available  $t_{OE}$  after  $\overline{OE}$  falls low.

### Program Inhibit

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data. CE-high inhibits programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

### inteligent IdentifierTM Mode

The inteligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with its proper programming algorithm.

This mode is activated when a programmer forces 12V  $\pm 0.5$ V on  $A_9$ . With  $\overline{CE}$ ,  $\overline{OE}$ ,  $A_1-A_8$ , and  $A_{10}-A_{18}$  at  $V_{IL}$ ,  $A_0=V_{IL}$  will present the manufacturer code and  $A_0=V_{IH}$  the device code. This mode functions in the 25°C  $\pm 5$ °C ambient temperature range required during programming.

#### **UPGRADE PATH**

Future upgrade to the 8 Mbit density is easily accomplished due to the standardized pin configuration of the 27C040. A jumper between  $V_{\rm CC}$  and  $A_{19}$  allows upgrade using the  $V_{\rm PP}$  pin. Systems designed for 4 Mbit program memories today can be upgraded to 8 Mbit in the future with no circuit board changes.



### SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (ISR), active current levels (ICC), and transient current peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V<sub>CC</sub> and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between VCC and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

### **ERASURE CHARACTERISTICS**

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000

Angstroms (Å). It should be noted that sunlight and certain fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm². Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu\text{W/cm}^2$  power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm² (1 week @ 12000  $\mu\text{W/cm}^2$ ).






Figure 3. Quick-Pulse Programming Algorithm

## Quick-Pulse Programming™ Algorithm

The Quick-Pulse Programming Algorithm programs Intel's 27C040. Developed to substantially reduce programming throughput, this algorithm can program the 27C040 as fast as 60 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse Programming Algorithm employs a 100 µs pulse followed by a byte verification to deter-

mine when the addressed byte has been successfully programmed. The algorithm terminates if 25 attempts fail to program a byte.

The entire program pulse/byte verify sequence is performed with  $V_{PP}=12.75V$  and  $V_{CC}=6.25V$ . When programming is complete, all bytes are compared to the original data with  $V_{CC}=V_{PP}=5.0V$ .



## DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
ILI	Input Load Current				1	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
1 <sub>CP</sub>	V <sub>CC</sub> Program Current	1			50	mA	CE = VIL
lpp	V <sub>PP</sub> Program Current	1			50	mA	CE = V <sub>IL</sub>
V <sub>IL</sub>	Input Low Voltage		0.1		8.0	٧	
V <sub>IH</sub>	Input High Voltage		2.4		6.5	٧	
VOL	Output Low Voltage (Verify)				0.45	٧	I <sub>OL</sub> = 2.1 mA
VoH	Output High Voltage (Verify)	i	3.5			٧	$I_{OH} = -2.5  \text{mA}$
V <sub>ID</sub>	A <sub>9</sub> inteligent Identifier Voltage		11.5	12.0	12.5	V	
V <sub>PP</sub>	V <sub>PP</sub> Program Voltage	2, 3	12.5	12.75	13.0	V	
V <sub>CP</sub>	V <sub>CC</sub> Supply Voltage (Program)	2	6.0	6.25	6.5	٧	

# AC PROGRAMMING CHARACTERISTICS(4) TA = 25°C ±5°C

Symbol	Parameter	Notes	Min	Тур	Max	Unit
t <sub>VCS</sub>	V <sub>CP</sub> Setup Time	2	2			μs
typs	V <sub>PP</sub> Setup Time	2	2			μs
t <sub>AS</sub>	Address Setup Time		2			μs
t <sub>DS</sub>	Data Setup Time		2			μs
t <sub>PW</sub>	CE Program Pulse Width		95	100	105	μs
<sup>t</sup> DH	Data Hold Time		2			μs
toes	OE Setup Time		2		,, ,	μs
t <sub>OE</sub>	Data Valid from OE	5			150	ns
t <sub>DFP</sub>	OE High to Output High Z	5, 6	0		130	ns
t <sub>AH</sub>	Address Hold Time		0			μs


### NOTES:

- 1. Maximum current is with outputs O<sub>0</sub>-O<sub>7</sub> unloaded.
- V<sub>CP</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
   When programming, a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients which can damage the device.
- 4. See AC Input/Output Reference Waveform for timing measurements.
  5. toe and topp are device characteristics but must be accommodated by the programmer.
  6. Sampled, not 100% tested.

5



# PROGRAMMING WAVEFORMS



# **REVISION HISTORY**

Number	Description
02	Revised general datasheet structure, text to improve clarity.
	Combined TTL/NMOS and CMOS Read Operation DC Characteristics Tables.
	Mode Selection table-Program Inhibit-OE revised from X to VIH.