# CXK27C512DQ -15/20

### 65536-word × 8-bit Ultraviolet Erasable CMOS EPROM

### Description

The CXK27C512DQ is an electrically programmable, ultraviolet erasable CMOS EPROM. The adoption of CMOS for the peripheral circuits allows for high speed operation and low power consumption. Ideally suited for 8-bit microprocessor systems requiring large program memories, this IC is organized as 65536-word by 8-bit in a 28 pin Frit-Seal package.

# 28 pin DIP (Ceramic)

### **Features**

 Fast access time: CXK27C512DQ-15 CXK27C512DQ-20 (Access time) 150ns (Max.) 200ns (Max.)

 Low current consumption at operation current 50mA (Max.) at standby 1mA (Max.)

At read out 5V single supply operation:
 5V ± 10%

- Directly TTL compatible:
   All inputs and outputs
- 3-state output
- High speed program mode
- 600-mil 28 pin ceramic DIP package

### **Function**

65536-word × 8-bit EPROM


### Structure

Silicon Stacked-gate CMOS IC

### **Block Diagram**

### A14 0 A13 0 Address Row A12 0 Matrix Buffer A11 0 A10 o A9 0 ΔR 0-A7 o-46 0 ... Δ4 0-A3 0-1/O Gate A2 0-AOo-CE o OE/Vpp o-Logic I/O Buffer

# Pin Configuration (Top View)



### Pin Description

I III Desci	III Description					
Symbol	Description					
A0 to A15	Address input					
I/00 to I/07	Data I/O					
CE	Chip enable input					
ŌĒ∕Vpp	Output enable input/Program power supply					
Vcc	+5V power supply					
GND	GND					

E89Y40 - ST

**Absolute Maximum Ratings** 

(Ta = 25 °C, GND = 0V)

ltem	Symbol	Ratings	Unit
Constitution of the consti	Vcc	-0.6 to +7.0	V
Supply voltage	Vpp	-0.6 to +14	V
	A9	- 0.6 to + 13.5	V
Input voltage	Vin	- 0.6 to + 6.5	V
Output voltage	V1/0	- 0.6 to + 6.5	V
Operating temperature	Topr	- 10 to +80	ొ
Storage temperature	Tstg	-65 to +125	ొ

Exposure to stress exceeding the Absolute Maximum Ratings may not only adversely affect reliability but at the worst, destroy the device.

### Truth Table

CE	ŌĒ∕ Vpp	A9	Mode	I/O pin
L	L	X	Read	Data output
L	Н	Х	Output disable	High impedance
Н	Х	Х	Standby	High impedance
L	Vpp	Х	Program	Data input
Н	Vpp	Х	Program inhibit	High impedance
L	L	Vн	Electronic signature	Device code output

Set X to either "H" or "L",  $V_H = 12V \pm 0.5V$ 

### Read Mode

### Recommended Operating Conditions

 $(Ta = 0 to + 70 \degree C, GND = 0V, Vpp = Vcc *)$ 

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input high voltage	Vih	2.0		Vcc + 0.5	٧
Input low voltage	VIL	- 0.1	<del></del>	0.8	٧

<sup>\*</sup> Vpp must be applied simultaneously or after Vcc and removed simultaneously or before Vcc.

### **Electrical Characteristics**

### • DC characteristics

 $(Vcc = 5V \pm 10\%, Vpp = Vcc, GND = 0V, Ta = 0 to + 70\%)$ 

Item	Symbol	Test conditions	Min.	Typ.*	Max.	Unit
Input leakage current	İLI	V <sub>IN</sub> = 5.5V	- 10		10	μА
Output leakage current	lLO	V <sub>1/0</sub> = 5.5V	- 10		10	μА
Vcc average operating supply current	lcc1	Cycle time 100ns Duty = 100 % louT = 0mA $\overline{CE} = \overline{OE} = V_{IL}$			50	mA
Vcc standby supply current	IsB	CE = V <sub>IH</sub>	<b>-</b>		1	mA
Vpp supply current	lpp <sub>1</sub>		T	_	0.1	mA
Output high voltage	Voн	Іон = - 400 μΑ	2.4			V
Output low voltage	VoL	loL = 2.1 mA	T	_	0.45	V

<sup>\*</sup> Vcc = 5V, Ta = 25 ℃

### I/O capacitance

 $(Ta = 25 \, ^{\circ}C, f = 1 \, MHz)$ 

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	Cin	V <sub>IN</sub> = OV	T	4	6	рF
I/O capacitance	Cı⁄o	V₁/0 = 0V		8	12	pF


Note) This parameter is sampled and is not 100% tested.

### AC characteristics

### AC test conditions

 $(Vcc = 5V \pm 10\%, Vpp = Vcc, Ta = 0 to + 70\%)$ 

Item	Conditions		
Input pulse high voltage	V <sub>IH</sub> = 2.4V		
Input pulse low voltage	V <sub>IL</sub> = 0.45V		
Input rise time	tr ≦ 20ns		
Input fall time	tf ≤ 20ns		
I/O reference level	2V/0.8V		
Load condition	Right figure		




<sup>\*</sup> CL includes scope and jig capacitances.

	Symbol	- 15		- 20		I Imia
item		Min.	Max.	Min.	Max.	Unit
Address access time	tACC		150		200	ns
Chip enable access time	tce		150		200	ns
Output enable access time	toE		60		70	ns
Output data hold time	tон	0	<b>—</b>	0	—	ns
Output disable time	tor*	0	50	0	60	ns

<sup>\*</sup> top is defined by the time required by the output to reach high impedance. It is not determined by the output voltage level. This parameter is only sampled and is not 100% tested.

### Timing Waveform (Read cycle)



### Programming Operation

### Recommended Operating Conditions

(Ta = 25 ± 5 °C, GND = 0V)

Item	Symbol	Min.	Тур.	Max.	Unit
Vcc supply voltage	Vcc*1	6.00	6.25	6.50	V
Vpp program supply voltage	Vpp*2	12.50	12.75	13.00	V
Input high voltage	ViH	2.0		Vcc + 0.5V	٧
Input low voltage	VIL	- 0.1		0.8	V

<sup>\*1</sup> Vcc must be applied before Vpp and removed after Vpp.

### **Electrical Characteristics**

### • DC characteristics


item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input leakage current	L	VIN = VIL OF VIH	- 10		10	μΑ
Vcc supply current	ICC2				50	mA
Vpp supply current	lpp2	CE = V <sub>IL</sub>			50	mA
Output high voltage (at verify)	Voн	loн = - 400 μA	2.4			V
Output low voltage (at verify)	Vol:	I <sub>OL</sub> = 2.1 mA			0.45	V
A9 electronic signature	ViD		11.5	12.0	12.5	V

### **AC** Characteristics

### AC test conditions

 $(Vcc = 6.25 \pm 0.25V, Vpp = 12.75 \pm 0.25V, Ta = 20 to + 30 °C)$ 

Îtem	Conditions
Input pulse high voltage	V <sub>IH</sub> = 2.4V
Input pulse low voltage	V <sub>IL</sub> = 0.45V
Input rise time	tr≦20ns
Input fall time	tf ≦ 20ns
I/O reference level	2V/0.8V
Load conditions	Right figure



<sup>\*</sup> CL includes scope and jig capacitances.


<sup>\*2</sup> Keep Vpp below 14V including overshoot.

Extraction of the device while 12.75V is applied to Vpp may impair reliability.

Item	Symbol	Min.	Max.	Unit
Address setup time	tas	2		μs
OE setup time	toes	2		μs.
OE/Vpp hold time	toeh	2		μs
Data setup time	tos	2		μs
Address hold time	tан	0		μs
Data hold time	tрн	2		μs
OE high to output float delay	torp *	0	130	ns
Vcc setup time	tvcs	0		μs
Program pulse width	tew	95	105	μs
Data valid from CE	tov		1	ns
OE/Vpp recovery time	tvR	2		μς
OE/Vpp pulse rise time	tpat	50		ns


<sup>\*</sup> topp is defined by the time required by the output to reach high impedance. It is not determined by the output voltage level. This parameter is only sampled and is not 100% tested.

### Timing Waveform (Program)



Note) When programming the CXK27C512DQ a 0.1 µF capacitor is required access  $\overline{\text{OE}}/\text{Vpp}$  and GND to suppress switching noise caused by Vpp transient current.

High Speed Programming Method Flow Chart



### Erasure Operation

The recommended erasure procedure for the CXK27C512DQ ("0" to "1") is exposure to ultraviolet light of a 2537 Å wavelength through the translucent window. The exposure dose (i.e. UV intensity X exposure time) for erasure should be at a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with an illuminance of 12000 µW/cm² on the package surface placed within 2 to 3cm of the lamp tubes. Moreover, erasure may require larger periods according to the ultraviolet lamp life and the dirt on the quartz window.


In this IC, erasure of data starts when exposed to light with a wavelength of 4000 Å or less. Considering that sunlight and some fluorescent lighting contain elements of a wavelength between 3000 and 4000 Å, long usage under such type of lighting conditions calls for protection. In such cases, use an opaque seal and the like to cover the glass window and prevent chip exposure to light.

### Margin Mode

### AC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	
A10 setup time	tAS10	1			μs	
A10 hold time	tAH10	1			μs	
Vpp hold time	tvph	2			μs	
Vpp setup time	tvps	2			μs	
A9 setup time	tas9	2			μs	
A9 hold time	tan9	2			μs	

### Timing Waveform (Margin mode set • reset)



\* Set margin mode A10 = V<sub>IH</sub>, Reset margin mode A10 = V<sub>IL</sub>.

## Operation Modes Read Mode

This IC features a chip enable  $(\overline{CE})$  and an output enable  $(\overline{OE}/Vpp)$ .  $\overline{CE}$  selects the device and at the same time controls the power down function.  $\overline{OE}/Vpp$  controls the output buffer, independently from  $\overline{CE}$ . By setting the address while  $\overline{CE} = \overline{OE}/Vpp = V_{IL}$ , data becomes stable after tacc.

After address has become stable, respective data become stable when after tce,  $\overline{CE}$  is lowered to  $V_{IL}$  from  $V_{IH}$  in  $\overline{OE}/Vpp = V_{IL}$  condition, or  $\overline{OE}/Vpp$  is lowered from  $V_{IH}$  to  $V_{IL}$  in  $\overline{CE} = V_{IL}$  condition, after toe.

### **Output Disable Mode**

By turning  $\overline{\text{OE}}/\text{Vpp}$  to V<sub>IH</sub>, the output pin turns to high impedance condition irrespectively of other inputs. This function completely prevents bus contention and allows for an easy connection of several devices on a common bus line.

### Standby Mode

Turning  $\overline{\text{CE}}$  to V<sub>IH</sub> automatically brings in power down condition. Then current consumption lcc is reduced to a maximum 1mA. Also, output turns to high impedance condition irrespectively of  $\overline{\text{OE}}/\text{Vpp}$ .

### Notes on Operation

Supply current lcc features 3 levels depending on the device operating condition. Standby current level, operating current level and transient peak current level. The transient peak current is the source of switching noise and the cause of high speed IC's misoperation. As the magnitude of the transient peak current heavily depends on the inductance and capacitance of the output load. This can be suppressed through the usage of a decoupling capacitor.

When the system is built, it is recommended to insert a high frequency 1  $\mu$ F ceramic capacitor between Vcc and GND on every device, and as close to the device as possible.

In addition, a 4.7 µF electrolytic capacitor is recommended for every 8 devices. This should be close to the power supply to overcome voltage drop caused by the PCB wiring inductance.

### Program Mode

When delivered, and after each erasure, all bits of the CXK27C512DQ are in the "1" state (Output "H" level). Data is introduced by selectively programming "0s" (output "L" level). To change a "0" to a "1" by ultraviolet light erasure is necessary. (See article on UV Erasure.) The CXK27C512DQ is set to programming mode when 12.75V is applied to  $\overline{\text{OE}}/\text{Vpp}$  pin and "L" level to  $\overline{\text{CE}}$ .

### High Speed Programming Method

During programming and verify operation a circuit that automatically monitors the programming of cells is activated. Thus over program pulse so far in use is not necessary, and programming time is greatly reduced to 6 seconds.

### Margin Mode

The CXK27C512DQ has margin mode circuit to guarantee sufficient programming margin. Thus over program pulse so far in use is not necessary. If setting this margin mode at programming, sufficient programming margin can be obtained within less than 6 seconds programming time.

### Program Inhibit Mode

By turning  $\overline{\text{OE}}/\text{Vpp}$  to 12.75V and  $\overline{\text{CE}}$  to V<sub>IH</sub>, programming is inhibited. Using this method allows for programming of multiple devices in parallel with different data. With the exception of  $\overline{\text{CE}}$  wiring is common. With the input of  $\overline{\text{CE}} = \text{V}_{\text{IL}}$  pulse into the device selected for programming, this can be performed independently from other devices.

### Program Verify

To verify if programming has been correctly performed at the specified address, memory cells are read out. Data of the selected address is output by turning to  $\overline{CE} = \overline{OE} / Vpp = V_{IL}$ .

### Electronic Signature Mode

Electronic signature serves to identify the manufacturer and the device type of each EPROM. This function is intended for use by the programming equipment to automatically match the device to be programmed with its corresponding programming algorithm.

At read mode, 12V is applied to address A9.

At to As, Ato to Ats =  $\overline{OE}$ /Vpp =  $\overline{CE}$  = V<sub>IL</sub> is obtained.


With  $A_0 = V_{IL}$  the manufacturer code is output and with  $A_0 = V_{IH}$  the device code is output. The chart below shows the Electronic Signature.


Pins Signature	Α0	07	06	05	04	03	02	01	00	Hex
Manufacturer Code	VIL	0	0	1	0	0	0	0	0	20
Device Code	ViH	0	0	1	1	1	1	0	1	3D

Package Outline

Unit: mm

28 pin DIP (Ceramic)





SONY NAME	DIP-28C-162
EIAJ NAME	
JEDEC CODE	