

ADDRESSING MODES

Row/Column

In this mode, the CRTC address lines (MA0-MA13) are generated as 8 column (MA0-MA7) and 6 row (MA8-MA13) addresses. Extra hardware is needed to compress this addressing into a straight binary sequence in order to conserve memory in the refresh RAM.

Binary

In this mode, the CRTC address lines are straight binary and no compression circuits are needed. However, software complexity is increased since the CRT characters cannot be stored in terms of their row and column locations, but must be sequential.

USE OF DYNAMIC RAM FOR REFRESH MEMORY

The R6545-1 permits the use of dynamic RAMS as storage devices for the Refresh RAM by continuing to increment memory addresses in the non-display intervals of the scan. This is a viable technique, since the Display Enable signal controls the actual video display blanking. Figure 2 illustrates Refresh RAM addressing for the case of binary addressing for 80 columns and 24 rows with 10 non-displayed columns and 10 non-displayed rows.

TOTAL = 90											
DISPLAY = 80											
TOTAL = 34											
DISPLAY = 24											
0	1	2	3		76	77	78	79	80	81	89
80	81	82	83		156	157	158	159	160	161	169
160	161	162				237	238	239	240		249
240	241	242				317	318	319	320		329
1680	1681	1682				1757	1758	1759	1760		1769
1760	1761	1762				1837	1838	1839	1840		1849
1840	1841	1842				1917	1918	1919	1920		1929
1920	1921	1922				1997	1998	1999	2000		2009
2000	2001	2002				2077	2078	2079	2080		2089
2640	2641	2642				2717	2718	2720			2729

Figure 2. Memory Addressing Example (80 x 24)

CURSOR OPERATION

A one character wide cursor can be controlled by storing values into the Cursor Start Line (R10) and Cursor End Line (R11) registers and into the Cursor Position Address High (R14) and Cursor Position Low (R15) registers.

Bits 5 and 6 in the Cursor Start Line High Register (R10) control the cursor display and blink rate as follows:

Bit 6	Bit 5	Cursor Operating Mode
0	0	Display Cursor Continuously
0	1	Blank Cursor Continuously
1	0	Blink Cursor at 1/16 Field Rate
1	1	Blink Cursor at 1/32 Field Rate

The cursor of up to 32 characters in height can be displayed on and between the scan lines as loaded into the Cursor Start Line (R10) and Cursor End Line (R11) Registers.

The cursor is positioned on the screen by loading the Cursor Position Address High (R14) and Cursor Position Address Low (R15) registers with the desired refresh RAM address. The cursor can be positioned in any of the 16K character positions. Hardware paging and data scrolling is thus allowed without loss of cursor position. Figure 3 is an example of the display cursor scan line.




Figure 3. Cursor Display Scan Line Control Examples


MPU WRITE TIMING CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^{\circ}C$, unless otherwise noted)

Characteristic	Symbol	1 MHz		2 MHz		Unit
		Min	Max	Min	Max	
Cycle Time	T_{CYC}	1.0	—	0.5	—	μs
$\phi 2$ Pulse Width	T_C	440	—	200	—	ns
Address Set-Up Time	T_{ACW}	180	—	90	—	ns
Address Hold Time	T_{CAH}	0	—	0	—	ns
R/\bar{W} Set-Up Time	T_{WCW}	180	—	90	—	ns
R/\bar{W} Hold Time	T_{CWH}	0	—	0	—	ns
Data Bus Set-Up Time	T_{DCW}	265	—	100	—	ns
Data Bus Hold Time	T_{HW}	10	—	10	—	ns

(t_r and $t_f = 10$ to 30 ns)

WRITE CYCLE




MPU READ TIMING CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^{\circ}C$, unless otherwise noted)

Characteristic	Symbol	1 MHz		2 MHz		Unit
		Min	Max	Min	Max	
Cycle Time	T_{CYC}	1.0	—	0.5	—	μs
$\phi 2$ Pulse Width	T_C	440	—	200	—	ns
Address Set-Up Time	T_{ACR}	180	—	90	—	ns
Address Hold Time	T_{CAR}	0	—	0	—	ns
R/\bar{W} Set-Up Time	T_{WCR}	180	—	90	—	ns
Read Access Time	T_{CDR}	—	340	—	150	ns
Read Hold Time	T_{HR}	10	—	10	—	ns
Data Bus Active Time (Invalid Data)	T_{CDA}	40	—	40	—	ns

(t_r and $t_f = 10$ to 30 ns)

READ CYCLE





MEMORY AND VIDEO INTERFACE CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^\circ C$, unless otherwise noted)

Characteristics	Symbol	1 MHz		2 MHz		Units
		Min	Max	Min	Max	
Char. Clock Cycle Time	T_{CCY}	0.4	40	0.4	40	μs
Char. Clock Pulse Width	T_{CCH}	200	—	200	—	ns
MA0-MA13 Propagation Delay	T_{MAD}	—	300	—	300	ns
RA0-RA4 Propagation Delay	T_{RAD}	—	300	—	300	ns
DISPLAY ENABLE Prop. Delay	T_{DTD}	—	450	—	450	ns
HYSYNC Propagation Delay	T_{HSD}	—	450	—	450	ns
VSYNC Propagation	T_{VSD}	—	450	—	450	ns
Cursor Propagation Delay	T_{CDD}	—	450	—	450	ns
LPEN Strobe Width	T_{LPH}	150	—	150	—	ns
LPEN to CCLK Delay	T_{LP1}	20	—	20	—	ns
CCLK to LPEN Delay	T_{LP2}	0	—	0	—	ns

$t_r, t_f = 20$ ns (max)



SPECIFICATIONS

Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	Vdc
Input Voltage	V_{IN}	-0.3 to +7.0	Vdc
Operating Temperature Range	T_{OP}	0 to +70	°C
Storage Temperature	T_{STG}	-55 to 150	°C


All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be taken to prevent unnecessary application of voltages in excess of the allowable limits.

Electrical Characteristics

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0-70^\circ C$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	2.0	V_{CC}	Vdc
Input Low Voltage	V_{IL}	0.3	0.8	Vdc
Input Leakage ($\overline{\text{O2}}$, $\overline{\text{R/W}}$, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{RS}}$, $\overline{\text{LPEN}}$, $\overline{\text{CCLK}}$)	I_{IN}	—	2.5	μA_{dc}
Three-State Input Leakage (D0-D7) ($V_{IN} = 0.4$ to $2.4V$)	I_{TSI}	—	10.0	μA_{dc}
Output High Voltage $I_{LOAD} = 205 \mu\text{A}_{dc}$ (D0-D7) $I_{LOAD} = 100 \mu\text{A}_{dc}$ (all others)	V_{OH}	2.4	—	Vdc
Output Low Voltage $I_{LOAD} = 1.6 \text{mA}_{dc}$	V_{OL}	—	0.4	Vdc
Power Dissipation	P_D	—	1000	mW
Input Capacitance $\overline{\text{O2}}$, $\overline{\text{R/W}}$, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{RS}}$, $\overline{\text{LPEN}}$, $\overline{\text{CCLK}}$	C_{IN}	—	10.0	pF
D0-D7		—	12.5	pF
Output Capacitance	C_{OUT}	—	10.0	pF

TEST LOAD



R=11KΩ FOR D0-D7
=24KΩ FOR ALL OTHER OUTPUTS