

HIGH SPEED 16K x 8 CMOS EPROM

FOR MAINTENANCE PURPOSES ONLY! NOT TO BE USED FOR NEW DESIGNS.

SEE WS57C128FB FOR NEW VERSION!

KEY FEATURES

- Fast Access Time
 - -- 55 ns
- Low Power Consumption
- DESC SMD No. 5962-87661

- EPI Processing
 - Latch-up Immunity Up to 200 mA
- Standard EPROM Pinout

GENERAL DESCRIPTION

The WS57C128F is a High Performance 128K UV Erasable Electrically Programmable Read Only Memory. It is manufactured with an advanced CMOS technology which enables it to operate at Bipolar speeds while consuming only 90 mA.

Two major features of the WS57C128F are its Low Power and High Speed. These features make it an ideal solution for applications which require fast access times, low power, and non-volatility. Typical applications include systems which do not utilize mass storage devices and/or are board space limited. Examples of these applications are modems, secure telephones, servo controllers, and industrial controllers.


The WS57C128F is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

MODE SELECTION

PINS	PGM	CE	ŌĒ	V _{PP}	vcc	OUTPUTS
Read	Х	VIL	V _{IL}	vcc	vcc	DOUT
Output Disable	×	×	VIH	v _{cc}	v _{cc}	High Z
Standby	Х	v _{IH}	Х	vcc	Vcc	High Z
Program	v_{IL}	v_{IL}	v _{iH}	V _{PP}	vcc	D _{IN}
Program Verify	ν _{IH}	> _H	V _{IL}	V _{PP}	vcc	DOUT
Program Inhibit	x	v _{IH}	х	V _{PP}	v _{cc}	High Z

 $[\]boldsymbol{X}$ can be \boldsymbol{V}_{IL} or $\boldsymbol{V}_{IH}.$

PIN CONFIGURATION



PRODUCT SELECTION GUIDE

PARAMETER	WS57C128F-55	WS57C128F-70
Address Access Time (Max)	55 ns	70 ns
Chip Select Time (Max)	55 ns	70 ns
Output Enable Time (Max)	25 ns	25 ns

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature	65° to +150°C
Voltage on Any Pin with	
Respect to GND	0.6V to +7V
V _{PP} with Respect to GND	
ESD Protection	>2000V

*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

OPERATING RANGE

RANGE	TEMPERATURE	v _{cc}
Commercial	0°C to +70°C	+5V ± 5%
Industrial	-40°C to +85°C	+5V ±10%
Military	-55°C to +125°C	+5V ±10%

DC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$

SYMBOL	PARAMETER	TEST CONDITIO	TEST CONDITIONS			UNITS
V_{IL}	Input Low Level	(Note 5)		- 0.1	0.8	٧
V _{IH}	Input High Level	(Note 5)		2.0	V _{CC} +0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 16 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = - 4 mA		2.4		٧
I _{SB1}	V _{CC} Standby Current (CMOS)	(Notes 1 and 3)			500	μΑ
I _{SB2}	V _{CC} Standby Current (TTL)	(Notes 2 and 3)			15	mA
I _{CC1}	V _{CC} Active Current (CMOS)	(Notes 1 and 4)	Comm'l		30	A
.001		Outputs Not Loaded	Military		40	mA
I _{CC2}	V _{CC} Active Current (TTL)	(Notes 2 and 4)	Comm'l		50	
1CC2	CC Verine Onlieur (1117)	Outputs Not Loaded	Military		60	mA
l _{PP}	V _{PP} Supply Current	$V_{PP} = V_{CC}$			100	μА
V _{PP}	V _{PP} Read Voltage			V _{CC} - 0.4	V _{cc}	V
l _{L1}	Input Load Current	$V_{IN} = 5.5V$ or Gnd		-10	10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = 5.5 \text{ V or Gnd}$		-10	10	μA

NOTES:

- 1. CMOS inputs: GND \pm 0.3V or $V_{CC} \pm$ 0.3V.
- 2. TTL inputs: $V_{IL} \le 0.8V$, $V_{IH} \ge 2.0V$.
- 3. Add 1 mA/MHz for A.C. power component.
- 4. Add 4 mA/MHz for A.C. power component.


5. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$

SYMBOL	PARAMETER	WS57C128F-55		WS57C128F-70		UNITS
		MIN	MAX	MIN	MAX	UNITS
t _{ACC}	Address to Output Delay		55		70	
t _{CE}	CE to Output Delay		55		70	
t _{OE}	OE to Output Delay		25		25	ns
t _{DF}	Output Disable to Output Float		25		25	
t _{OH}	Address to Output Hold	0		0		



AC READ TIMING DIAGRAM



CAPACITANCE (6) T_A = 25°C, f = 1 MHz


SYMBOL	PARAMETER	CONDITIONS	TYP (7)	MAX	UNITS
C _{IN}	Input Capacitance	$V_{IN} = 0V$	4	6	pF
Соит	Output Capacitance	V _{OUT} = 0V	8	12	pF
C _{VPP}	V _{PP} Capacitance	$V_{PP} = 0V$	18	25	pF

NOTES: 6. This parameter is only sampled and is not 100% tested.

7. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

TEST LOAD (High Impedance Test Systems)

A.C. TESTING INPUT/OUTPUT WAVEFORM



NOTE: 8. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters.

A 1.0 microfarad capacitor in parallel with a 0.1 microfarad capacitor connected between V_{CC} and ground is recommended.

Inadequate decoupling may result in access time degradation or other transient performance failures.

PROGRAMMING INFORMATION

DC CHARACTERISTICS ($T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 5.6V \pm 0.25V$, $V_{PP} = 13.5 \pm 0.5V$)

SYMBOLS	PARAMETER	MIN	MAX	UNIT
lu	Input Leakage Current (V _{IN} = V _{CC} or Gnd)	-10	10	μА
IPP	V _{PP} Supply Current During Programming Pulse (CE = PGM = V _{IL})		60	mA
Icc	V _{CC} Supply Current		30	mA
V _{OL}	Output Low Voltage During Verify (I _{OL} = 16 mA)		0.4	V
Vон	Output High Voltage During Verify (I _{OH} = -4mA)	2.4		V


NOTES:

- 9. V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP}.
 10. V_{PP} must not be greater than 14 volts including overshoot. During CE = PGM = V_{IL}, V_{PP} must not be switched from 5 volts to 13.5
- 11. During power up the PGM pin must be brought high (≥V_{IH}) either coincident with or before power is applied to V_{PP}.

$\textbf{AC CHARACTERISTICS} \ (T_{A} = 25 \pm 5^{\circ}C, \ V_{CC} = 5.6V \pm 0.25V, \ V_{PP} = 13.5 \pm 0.5V)$

SYMBOLS	PARAMETER	MIN	TYP	MAX	UNITS
t _{AS}	Address Setup Time	2			μs
t _{CES}	Chip Enable Setup Time	2			μs
t _{OES}	Output Enable Setup Time	2			μs
tos	Data Setup Time	2			μs
t _{AH}	Address Hold Time	0			μs
t _{OH}	Data Hold Time	2			μs
t _{DF}	Chip Disable to Output Float Delay	0		130	ns
t _{OE}	Data Valid From Output Enable		-	130	ns
t _{vs}	V _{PP} Setup Time	2			μs
t _{PW}	PGM Pulse Width	1	3	10	ms

PROGRAMMING WAVEFORM



ORDERING INFORMATION

PART NUMBER	SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
WS57C128F-55D	55	28 Pin CERDIP, 0.6"	D2	Comm'l	Standard
WS57C128F-70CMB	70	32 Pad CLLCC	C2	Military	MIL-STD-883C
WS57C128F-70D	70	28 Pin CERDIP, 0.6"	D2	Comm'l	Standard
WS57C128F-70DI	70	28 Pin CERDIP, 0.6"	D2	Industrial	Standard
WS57C128F-70DM	70	28 Pin CERDIP, 0.6"	D2	Military	Standard
WS57C128F-70DMB*	70	28 Pin CERDIP, 0.6"	D2	Military	MIL-STD-883C

NOTES: 12. The actual part marking will not include the initials "WS."

PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS

REFER TO PAGE 6-1

The WS57C128F is programmed using Algorithm A shown on page 6-3.

FOR MAINTENANCE PURPOSES ONLY! NOT TO BE USED FOR NEW DESIGNS.
SEE WS57C128FB FOR NEW VERSION!

^{*}SMD product. See section 5 for DESC SMD number.