## MOS LSI

## TMS 40L45 JL, NL; TMS 40L47 JL, NI 1024-WORD BY 4-BIT STATIC RAM:

NOVEMBER 1977

- 1024 x 4 Organization
- Single 10% Tolerance 5-V Supply
- High Density 300-mil 18- and 20-Pin Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 3 Performance Ranges:

- · · · · · · · · · · · · · · · · · · ·		
	ACCESS	READ OR WRITE
	TIME	CYCLE
	(MAX)	(MIN)
TMS 40L45-25, TMS 40L47-25	250 ns	250 ns
TMS 40L45-30, TMS 40L47-30	300 ns	300 ns
TMS 40L45-45, TMS 40L47-45	450 ns	450 ns

- 400-mV Guaranteed Noise Immunity With Standard TTL Loads — No Pull-Up Resistors Required
- Common I/O With Three-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 1 Series 74 or 74S TTL Load No Pull-Up Resistors Required
- Low Power Dissipation 250 mW \*Typical 370 mW \*Maximum
- Standby Power Dissipation (TMS 40L47)
   12 mW Typical
   24 mW Maximum

#### description

This series of low power static random-access memories is organized as 1024 words of 4 bits. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series 74 or 74S TTL. No pull-up resistors are required. The TMS 40L45/40L47 series is manufactured using Tl's reliable N-channel silicon gate technology to optimize the cost/performance relationship. Both the TMS 40L45 and 40L47 are characterized to retain data at V<sub>CC</sub> = 2.4 V to reduce power dissipation. Furthermore for applications such as battery backup, the TMS 40L47 has separate V<sub>CC</sub> pins for the array and periphery, and data will be retained if power solely to the array is maintained.

#### TMS 40L45 18-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)

A <sub>6</sub>	1	•	П	b	18	νœ
A5	2	0	_	6	17	A7
A4	3	0		6	16	A <sub>8</sub>
<b>A</b> 3	4	d		h	15	Ag
A <sub>0</sub>	5	d		6	14	1/01
A <sub>1</sub>	6	0		6	13	1/02
A <sub>2</sub>	7	d		h	12	1/03
Š	8	d		6	11	1/04
vss	9	4		6	10	w

#### TMS 40L47 20-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)

ŌĒ 1	•	þ	20	V <sub>CC1</sub>
A <sub>6</sub> 2	•	þ	19	V <sub>CC2</sub>
A <sub>5</sub> 3	0	•	18	A7
A4 4	0	Þ	17	A <sub>8</sub>
A <sub>3</sub> 5	0	þ	16	Ag
A <sub>0</sub> 6	•	Þ	15	1/01
A <sub>1</sub> 7	0	þ	14	1/02
A2 8	0	9	13	1/03
<u>₹</u> 9	•	•	12	1/04
V <sub>SS</sub> 10	0	Þ	11	w

PIN N	AMES
A <sub>0</sub> -A <sub>9</sub>	Addresses
1/01-1/04	Data input/outpu
ŌĒ	Output Enable
Š	Chip Select
V <sub>CC</sub> (TMS 40L45)	+5-V Supply
<del></del>	+5-V Supply
V <sub>CC1</sub> (TMS 40L47)	(array only)
	+5-V Supply
V <sub>CC2</sub> (TMS 40L47)	(periphery only)
V <sub>SS</sub>	Ground
W	Write Enable

<sup>5%</sup> supply tolerance

## TMS 40145 JL, NL; TMS 40147 JL, NL 1024-WORD BY 4-BIT STATIC RAMS

he TMS 40L45 series and the TMS 40L47 series are offered in 18-pin and 20-pin respectively dual-in-line ceramic (JL iffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. The series is signed for operation from 0°C to 70°C.

### idresses (A0-A9)

he ten address inputs select one of the 1024 4-bit words stored in the RAM. The address-inputs must be stable for the eration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external ull-up resistors

#### utput enable (ŌĒ)

he output enable terminal, which can be driven directly from standard TTL circuits, affects only the data-in/data-out erminals. When output enable is at a logic high level, the I/O terminals are disabled to the high-impedance state. lutput enable provides greater output control flexibility, simplifying data bus design.

#### hip select (S)

he chip-select terminal, which can be driven directly from standard TTL circuits, affects the data-in/data-out arminals. When chip select and output enable are at a logic low level, the I/O terminals are enabled. When chip select is igh, the I/O terminals are in the floating or high-impedance state and the input is inhibited.

#### nite enable (Ŵ)

he read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low elects the write mode. W must be high when changing addresses to prevent erroneously writing data into a memory ocation. The W input can be driven directly from standard TTL circuits.

#### kta-in/data-out (I/O1-I/O4)

Data can be written into a selected device when the write enable input is low. The I/O terminal can be driven directly rom standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fan-out of one eries 74 TTL gate or one Series 74S TTL gate. The I/O terminals are in the high impedance state when chip select (\$) shigh or whenever a write operation is being performed. Data-out is the same polarity as data-in.

#### w operation

fhere are two basic standby modes available to retain data when operating the TMS 40L45/40L47 series:

- Reduce the V<sub>CC</sub> supply to 2.4 V
- Supply power to the array only (TMS 40L47 only).

Combining 1 and 2 on the TMS 40L47 will produce the lowest possible standby power while retaining data.

DEVICE	SUPPLY	OPERATING	STA	NDBY			
TMS 40L45 VCC		+5 V	+2.4 V				
	V <sub>CC1</sub>	+5 V	+5 V	+2.4 V			
TMS 40L47	V <sub>CC2</sub>	+5 V	0 V	0 V			

During standby operation, data cannot be read or written into the memory. When resuming normal operation, five cycle times must be allowed after normal supplies are returned for the memory to resume steady-state operating conditions.


## TMS 40L45 JL, NL; TMS 40L47 JL, NL 1024-WORD BY 4-BIT STATIC RAMs

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, VCC (see Note 1)											0.5 to 7 y
Input voltage (any input) (see Note 1)											−0.5 to 7 v
Continuous power dissipation .											1 <b>W</b>
Operating free-air temperature range						,					. 0°C to 70′C
Storage temperature range											-55°C to 150°c

NOTE 1: Voltage values are with respect to the ground terminal.

#### functional block diagram



#### recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNI
	Operating	4.5	5	5.5	J
Supply voltage, V <sub>CC</sub> (TMS 40L45)	Standby	2.4	5	5.5	Ŀ
	Operating	4.5	5	5.5	Ιv
Supply voltage (array only), V <sub>CC1</sub> (TMS 40L47)	Standby	2.4	5	5.5	
Supply voltage (periphery only) Voca (TMS 40L47)	Operating	4.5	5	5.5	J۷
Supply voltage (periphery only), V <sub>CC2</sub> (TMS 40L47)	Standby	0	0	5.5	Ļ
Supply voltage, Vss			0		V
High-level input voltage, VIH		2		5.5	I v
Low-level input voltage, VII		-0.3		0.8	V
Operating free-air temperature, TA		0		70	C

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Condition—section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device religibility.

## NS 40145 JL, NL; TMS 40147 JL, NL 14-WORD BY 4-BIT STATIC RAMS

# actical characteristics over recommended operating free air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 4.75 V	2.4			l v
	High level voltage	I <sub>OH</sub> ≃ −200 μΔ	V <sub>CC</sub> = 4.5 V	2.2			
	Low level voltage	I <sub>OL</sub> = 2 mA	V <sub>CC</sub> = 4.5 V			0.4	L v
_	Input current	V <sub>1</sub> = 0 V to 5.5 V				10	μА
		S or OE at 2 V or	V <sub>O</sub> = 0 to 5.5 V			10	Aμ
	Off-state output current	W at 0.8 V					<u> </u>
		In ≈ 0 mA,	V <sub>CC</sub> = 5.5 V		55	70	mA
	Supply current from VCC	TA = 0°C (worst case)	V <sub>CC</sub> = 2.4 V		40	50	1_
	Supply current from V <sub>CC1</sub>	10 = 0 mA,	V <sub>CC</sub> = 5.5 V		5_	20	] ma
!	(array only)	T <sub>A</sub> = 70°C (worst case)	V <sub>CC</sub> = 2.4 V		5	10	],
	Supply current from VCC2	I <sub>O</sub> = 0 mA,	V <sub>CC</sub> = 5.5 V,		50	70	mA
7	(periphery only)	TA = 0°C (worst case)					
_	Input capacitance	V <sub>1</sub> = 0 V,	f = 1 MHz			8	pF
	Output capacitance	V0 = 0 V.	f = 1 MHz			12	pF

ypical values are at  $V_{CC}$  = 5 v,  $T_A$  = 25°C.


## ming requirements over recommended supply voltage range and operating free-air temperature range


	PARAMETER	TMS 40 TMS 40						
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	L
-di	Read cycle time	250		300		450		ns
-	Write cycle time	250		300		450		ns
44) 18)	Write pulse width	100		150		200		ns
:A)	Address set up time	0	-	Ō		0		ns
S)	Chip select set up time	100		150		200		ns
D)	Data set up time	100		150		200		ns
91	Data hold time	0		0		0		ns
A)	Address hold time	20		20		20		ns
'Al	Address transition time	5	200	5	200	5	200	ns


## TMS 40L45 JL, NL; TMS 40L47 JL, NL 1024-WORD BY 4-BIT STATIC RAMS

switching characteristics over recommended voltage range, TA = 0°C to 70°C, 1 series 74 TTL load, CL = 100 pF


PARAMETER	,	TMS 40L45-25 TMS 40L47-25						UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	1
Access time from address			200			300			450	ns
Access time from chip										
select (or output	1		100		100				120	ns
enable) low							1			1
Access time from			400							
write enable high			100			100	ŀ		120	ns
Output data valid after							4.0			
address change	10			10			10			ns
Output disable time after							!			_
chip select (or output			40			80	1		100	ns
r, S chip select (or output enable) high				1						
Output disable time after								-		_
write enable high			40		1			100		ns
	Access time from address Access time from chip select for output enable) low Access time from write enable high Output data valid after address change Output disable time after chip select for output enable) high Output disable time after	PARAMETER TM MIN  Access time from address  Access time from chip select (or output enable) low  Access time from write enable high  Output data valid after address change  Output disable time after chip select (or output enable) high  Output disable time after chip select (or output enable) high  Output disable time after	PARAMETER  TMS 40L4: MIN NOM  Access time from address  Access time from chip select (or output enable) low  Access time from write enable high  Output deta valid after address change  Output disable time after chip select (or output enable) high  Output disable time after chip select (or output enable) high  Output disable time after	PARAMETER         TMS 40147-25           MIN         NOM         MAX           Access time from address         200           Access time from chip         100           select (or output         100           enable) low         100           Access time from write enable high         10           Output data valid after address change         10           Output disable time after chip select (or output enable) high         40           Output disable time after         40           Output disable time after         40	PARAMETER         TMS 40L47-25 MIM         TMM         MAX         MIN         MAX         MIN           Access time from address         200	TMS 40L47-25	PARAMETER         TMS 40L47-25         TMS 40L47-30         TMS 40L47-30         MAX         MIN NOM MAX <th< td=""><td>  PARAMETER</td><td>  TMS 40147-25</td><td>  PARAMETER</td></th<>	PARAMETER	TMS 40147-25	PARAMETER







## TMS 40L45 JL, NL; TMS 40L47 JL, NL 1024-WORD BY 4-BIT STATIC RAMs



#### applications data

Early write cycle avoids I/O conflicts by controlling the write time with  $\overline{S}$ . In the diagram above,the write operation will be controlled by the leading edge of  $\overline{S}$ , not  $\overline{W}$ . Data can only be written when both  $\overline{S}$  and  $\overline{W}$  are low. Either  $\overline{S}$  or  $\overline{W}$  being high inhibits the write operation and data stored will not be affected by the address. To prevent erroneous data being written into the array, the addresses must be stable during the write cycle as defined by  $t_{SU}(A)$ .  $t_{W}(W)$ , and  $t_{H}(A)$ .