Am9114/Am91L14

1024x4 Static RAM

DISTINCTIVE CHARACTERISTICS


- Low operating and standby power
- Access times down to 200 ns
- · Am9114 is a direct plug-in replacement for 2114

High output drive: 3.2-mA sink current @ 0.4 V

TTL-identical input/output levels

GENERAL DESCRIPTION

The Am9114/Am91L14 Series are high-performance, static, N-Channel, read/write, random-access memories organized as 1024 x4. Operation is from a single 5-V supply, and all input/output levels are identical to standard TTL specifications. Low-power version is available with power savings of over 30%. Data readout is not destructive and the same polarity as data input. CS provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 3.2 mA for Am9114 provides increased short-circuit current for improved capacitive drive.




8077984 0000018 321 🔳

4-26

PRODUCT SELECTOR GUIDE

Part Number Speed Indicator Maximum Access Time (ns)			Am9114	Am9114/91L14			
			в	С	E		
			450	300	200		
		Standard	70	70	70		
0 to +70°C	ICC (mA)	Low-Power	50	50	50		
		Standard	80	80	80		
-55 to +125°C	ICC (mA)	Low-Power	60	60	60		








Note: Pin 1 is marked for orientation.






8077984 0000019 268 📖

ORDERING INFORMATION

Standard Products




8077984 0000020 T&T

4-28

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: **a. Device Number**



Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

8077984 0000021916 📟

AM9114E

AM91L14E

Am9114/Am91L14

4-29

PIN DESCRIPTION

A₀ - A₉ Address Inputs

The address input lines select the memory location from which to read or write.

CS Chip Select (Input, Active LOW)

The CS line selects the memory device for active operation.

WE Write Enable (Input, Active LOW) When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.

- I/O1-I/O4 Data In/Out Bus (Bidirectional) These lines provide the path for data to be written to or read from the selected memory location.
- Vcc Power Supply
- Vss Ground

		Worst Case Current (mA at 0°C)				
Configuration	Part	100%	50%			
	Number	Duty Cycle	Duty Cycle			
2K x 8	9114	280	280			
	91L14	200	200			
4K x 12	9114	840	840			
	91L14	600	600			
8K x 16	9114	2240	2240			
	91L14	1600	1600			

TABLE 1. SUPPLY CURRENT ADVANTAGE

■ 8077984 0000022 852 **...**

4-30

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
Signal Voltages with	
Respect to Ground	0.5 V to +7.0 V
Power Dissipation	1.0 W
DC Output Current	10 mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 2)

Commercial (C) Devices Ambient Temperature (T _A)0°C to +70°C Supply Voltage (V _{CC})+4.5V to +5.5 V
Military (M) Devices* Case Temperature (T _C)
Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military products 100% tested at T_C = + 25°C, + 125°C and - 55°C.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Conditions	Min.	Max.	Unit	
юн	Output HIGH Current	$V_{CC} = +4.5V$ $V_{OH} = 2.4V$	91(L)14		-1.0		
		N 0.41/	T _A = 70°C	91(L)14	3.2		mA
10L	Output LOW Current	$V_{OL} = 0.4V$	T _A = + 125°C	91(L)14	2.4		
VIH	Input HIGH Voltage			2.0	Vcc	v	
VIL	Input LOW Voltage			-0.5	0.8		
lix	Input Load Current	$V_{SS} \leq V_{IN} \leq V_{CC}$			10		
-14		V _{SS} ≤ V _O ≤ V _{CC}	$T_A = 0 \text{ to } + 70^{\circ}\text{C}$ $T_A = -55 \text{ to } + 125^{\circ}\text{C}$		- 10	10	μA
loz	Output Leakage Current	Output Disabled			- 50	50	
			91(L)14C			75	mA
los	Output Short Circuit Current	(Note 3)	91(L)14M			75	
lcc	Operating Supply Current	V _{CC} = Max. CS ≤ VIL		Standard devices		70	
			T _A = 0°C	L devices		50	mA
		<u>ट</u> ड_≪ ∧ ^{IF}	T _A = −55°C	Standard devices L devices		80 60	
CIN	Input Capacitance	(Niste 7)	f = 1.0 MHz,	<u> </u>		7	pF
CI/O	1/O Capacitance	(Note 7)	T _A = 25°C, All pins at 0V			7	

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested. 2. For test and correlation purposes, ambient temperature is defined as the "Instant-ON" case temperature. 3. For test purposes, not more than one output at a time should be shorted. Short-circuit test duration should not exceed 30 seconds. Actual

 For test purposes, not more than one output at a time should be should. Should be s that terminates the write.

that terminates the write. 6. The specified address access time will be valid only when Chip Select is low soon enough for t_{CO} to elapse. 7. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected. 8. Transition is measured from 1.5 V on the input to $(V_{OH} - 500 \text{ mV})$ and $(V_{OL} + 500 \text{ mV})$ on the output.

🛛 8077984 0000023 799 🎞

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Notes 4-6)

			B Devices		C Devices		E Devices		
No.	Parameter Symbol	Y di all'otor		Max.	Min.	Max.	Min.	Max.	Unit
R	EAD CYCLE			•	•				<u> </u>
1	tRC	Address Valid to Address Do Not Care Time (Read Cycle Time)	450		300		200		ns
2	tA	Address Valid to Data Out Valid Delay (Address Access Time)		450		300		200	ns
3	tco	Chip Select LOW to Data Out Valid (Note 6)		120		100		70	ns
4	tcx	Chip Select LOW to Data Out On (Notes 7, 8)	10		10		10		ns
5	totd	Chip Select HIGH to Data Out Off (Notes 7, 8)		100		80		60	ns
6	tона	Output hold after address change	50		50		50		ns
W	RITE CYCLE					•			L
7	twc	Address Valid to Address Do Not Care Time (Write Cycle Time)	450		300		200		ns
в	tw	Write Enable LOW to Write Enable HIGH Time (Note 5)	200		150		120		ns
9	twe	Write Enable HIGH to Address Do Not Care Time	0		0		0		ns
10	torw	Write Enable LOW to Data Out Off Delay (Notes 7, 8)		100		80		60	ns
11	tow	Data In Valid to Write Enable HIGH Time	200		150		120		пѕ
12	tDH	Write Enable HIGH to Data In Do Not Care Time	0		0		0		пs
13	taw	Address Valid to Write Enable LOW Time	0		0		0		ns
14	tcw	Chip Select LOW to Write Enable HIGH Time (Note 5)	200		150		120		90


Notes: See notes following DC Characteristics table.


8077984 0000024 625 📖

4-32


SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS






Notes: See notes following DC Characteristics table.




Am9114/Am91L14


4-33

TYPICAL PERFORMANCE CURVES









■ 8077984 0000026 4T8 !