

**DESCRIPTION**

The Mitsubishi M5M4C264L is a high speed 262,144-bit Dual Port Dynamic Memory equipped with a 64K x 4 Dynamic RAM Port and a 256 x 4 Serial Read/Write Port. The use of N-well CMOS Process combined with silicide technology and a single transistor dynamic storage cell provide high circuit density and low power dissipation.

The Serial Read/Write Port is connected to an internal 1024 bit Data Register through a 256 x 4 Serial Input/Output Control and is serially read out or written in with a clock rate of up to 25MHz.

All reads and writes are done relative to the RAM Array, thus Data transfer from the RAM array to the Data Register is referred to as Read Transfer, while Data Transfer from the Data Register to the RAM array is referred to as Write Transfer.

**FEATURES**

Type name	RAS Access Time	Random Read/Write Cycle Time	Serial Read/Write Cycle Time	Random Read/Write Vcc Supply Current	Serial Read/Write Vcc Supply Current
<b>M5M4C264L-10</b>	100ns	200ns	35ns	70mA	45mA
<b>M5M4C264L-12</b>	120ns	220ns	40ns	60mA	40mA
<b>M5M4C264L-15</b>	150ns	260ns	60ns	50mA	30mA

## ● Dual Port Architecture


RAM Port: 64K word x 4 bit

Access Time ..... 100ns (MAX)

Serial Read/Write Port: 256 word x 4 bit

Cycle Time ..... 35ns (MAX)


## ● Bidirectional Data Transfer function between the RAM

**PIN CONFIGURATION (TOP VIEW)**

Outline 24P5L

array and the Data Register.

- Fully Asynchronous Dual Port Accessibility (except during the Data Transfer Period.)
- Addressable Start of Serial Read/Write (Pointer Control Function)
- Write per Bit Function.
- Real Time Data Transfer from the RAM Array to the Data Register.
- Page Mode, Hidden Refresh and CAS before RAS Refresh.
- 256 cycles/4ms Refresh.
- Fully TTL Compatible.

**BLOCK DIAGRAM**

**262144-BIT DUAL-PORT DYNAMIC RAM**

- Outline 24 Pin ZIP
- N-well CMOS Process & Low Power dissipation
- RAM & SAM Active (-10/-12/-15) . . . . . 115/100/80mA max
- RAM & SAM Standby (-10/-12/-15) . . . . . 5/5mA max

## APPLICATION

Display equipment for personal computer/work station,  
Frame memory for digital TV/VTR, Videotex, Teletext,  
Video printer, High Speed data transmission systems.

## PIN DESCRIPTION

Pin	Name	Function
RAS	ROW ADDRESS STROBE INPUT	It is used as a clock which latches the row address (A0-A7) and selects the word line. It also selects the write-per-bit, the data transfer and the <u>CAS</u> -before- <u>RAS</u> refresh mode.
CAS	COLUMN ADDRESS STROBE INPUT	It is used as a clock which latches the column address (A8-A15) and reads or writes the selected words. In the data transfer cycle, it becomes the SAM start address.
A <sub>0</sub> ~A <sub>7</sub>	ADDRESS INPUT	The M5M4C264L is an address multiplex method for inputting the row addresses and column addresses separately, in order to select one word from the 64K word memory cells. The various addresses are latched by the RAS/CAS falling edge. In the data transfer cycle, this address input is also combined with the serial access start address.
WB/WE	WRITE-PER-BIT/ WRITE ENABLE INPUT	When the <u>WB/WE</u> level in the <u>RAS</u> clock falling edge is "L", the write-per-bit or write transfer cycle is selected, and when it is "H", a 4 bit write to the <u>RAM</u> or a read transfer cycle from the <u>RAM</u> is selected.
DT/OE	DATA TRANSFER OUTPUT ENABLE INPUT	In the <u>RAM</u> read cycle, it makes the data output into enable. Also, when the <u>DT/OE</u> level in the <u>RAS</u> clock falling edge is "L", the data transfer cycle is selected, and when it is "H", the read/write cycle is selected.
W <sub>0</sub> ~W <sub>3</sub> / IO <sub>0</sub> ~IO <sub>3</sub>	WRITE-PER-BIT SELECTION INPUT/ DATA INPUT/OUTPUT	These are the data input/output pins to the <u>RAM</u> . During the write-per-bit cycle in the <u>RAS</u> clock falling edge, the "H" pin is enable and the selected bit-only-write is performed. Also, in the write cycle, the data in the late falling edge, whether it is <u>CAS</u> or <u>WE</u> , is latched.
SC	SERIAL CONTROL INPUT	The serial access is started from the SC clock rising edge. In the serial read cycle the output data is held until the next clock rise. Also in the serial write cycle, the data is latched at the SC clock rising edge.
SIO <sub>0</sub> ~SIO <sub>3</sub>	SERIAL INPUT/ OUTPUT	256 x 4 word serial data input/output pins.
SE	SERIAL ENABLE INPUT	This makes serial input/output into enable. In the <u>RAS</u> clock falling edge, when <u>SE</u> is "H", it is a pseudo transfer, and when it is "L", it is a write transfer.

NB: SAM: Serial Access Memory

## FUNCTION

### RAM Port Operation

The row/column addresses are specified by the RAS/CAS clocks.

The RAM read/write cycle is set up by maintaining the DT/OE at "H" level, while the RAS clock is falling. In addition, the column address is specified while the RAS clock is held at "L" level and goes into page mode when the CAS clock is activated, and then the column datas in one row can be read/written continually.

#### 1. Random Read Cycle

Data is read out when DT/OE is a "L" level.

#### 2. Random Write Cycle

Data is written in when WB/WE is a "L" level.

When the WE clock is input before the CAS clock, it becomes an early write cycle, and the data from the CAS clock falling, is written in the RAM.

When the WE clock is input after the CAS clock, it becomes a late write cycle and the data from the WE clock falling is written in the RAM.

The read-modify-write cycle modifies the data which has been read and writes it again. This time also, the OE, WE clock controls the reading/writing of data.

In this random write cycle, the write-per-bit function (Note 1) is available.



**262144-BIT DUAL-PORT DYNAMIC RAM**

### **SAM Port Operation**

At the falling edge of the RAS clock, the data transfer cycle is set up by maintaining the DT/OE at "L" level. At such a time, the transfer cycle is the read transfer when the WB/WE clock is "H" level, and the write transfer when it is "L" level.

In the transfer cycle, the row address sets up the RAM row and the column address becomes the serial access start address.

- DT/OE signal can be used to select RAM or SAM independent mode (DT = "H") and between RAM and SAM data transfer mode (DT = "L").
- Within one transfer cycle, transfer of data (256 x 4 bits) is possible between any rows in the RAM and SAM.
- WE signal permits the designation of transfer direction. (WE = "H": RAM → SAM (read transfer)/WE = "L": SAM → RAM (write transfer))
- During read transfer, high-speed transfer execution is started at DT/OE leading edge. (Note 2)
- Transfer cycle allows the selection of SAM I/O mode.
- In write transfer mode, SE control allows the transfer execution to be inhibited. (pseudo write transfer) (Note 3)
- ROW address in transfer cycle permits the transfer page of RAM.
- Column address in transfer cycle is specified the read (write) start address of SAM after transfer.

### **Memory Refresh Operation**

The M5M4C264 consists of dynamic RAMs memory cells so a refresh operation is required every 4m seconds.

The refresh operation consists of reading the data from the memory, amplifying it in the sense amp and then rewriting it. With the M5M4C264, all the memory cells are refreshed by performing a refresh operation on all 256 row addresses which are designated by the 8 bits.

#### **1. RAS Only Refresh**

When the row address is input while the CAS clock is held at "H" level, and the RAS clock is activated, all the column data in the designated row address are refreshed simultaneously.

#### **2. CAS-Before-RAS Refresh**

When the CAS clock is activated before the RAS clock, the designated row address, which is generated by the internal 8 bit refresh counter, is refreshed. The built-in refresh counter is incremented with every refresh cycle. Then all the memory cells are refreshed by repeating the CAS-before-RAS refresh cycle 256 times.

#### **3. Hidden Refresh**

The memory cells are refreshed by the 8 bit refresh counter built into the chip, in the same way as the CAS-before-RAS refresh, by activating the RAS clock while the CAS, OE clocks are being held at "L" level after the previous read cycle. At this time, the data which was read into the previous cycle is held in the output.

### **SAM READ OUT/WRITE IN**

In the same way as a shift register, SAM inputs and outputs data simultaneously with the SC clock rise. SE is used to control the data inputs/outputs.

RAM and SAM are connected to each other by 1024 data buses, and the data from RAM can be transferred to SAM and the data from SAM can be transferred to RAM.

### **1. SERIAL READ TRANSFER CYCLE (RAM → SAM TRANSFER)**

When the RAS clock is falling, the serial read transfer mode is selected and at the same time the row address indicates the row for transfer from RAM to SAM and the data are read out. When the column address is input and the DT signal is "H", the one row data read out from RAM is transferred to the data register. At the same time as this, the decoded column address is set to the serial selector and the serial read start address is determined. (pointer control) After this, every time the SC clock goes from "L" to "H", the data is output to the serial port and the selector moves onto the next bit. For the serial selector to be cyclic, when the SC clock is input more than 257 times, the same data from the start address mentioned above is output again. SE clock controls the serial output buffer. When SE is "L", the data register contents are output to the SIO pins and when SE is "H", the SIO pins are at high impedance. The serial selector has no relation with the SE level and shifts one bit every time the SC clock is input. Serial read transfer can be done when SAM is in operation and also, data from different rows can be continuously output. (real time transfer)

A horizontal scroll can easily be realized with the pointer control function which is utilized to indicate the arbitrary address.

The memory can be effectively used with the real time transfer function which is utilized to scan multiple lines horizontally.

### **2. SERIAL WRITE TRANSFER CYCLE (SAM → RAM TRANSFER)**

When the RAS clock is falling, the serial write transfer mode is selected and at the same time the row transferred from SAM is designated by the row address, in the same way as for the serial read transfer mode. When the column address is input and the DT signal is turned "H", the single row data which are read out from SAM is written into the row selected by RAM. At the same time as this, the decoded row address is set to the serial selector and the next serial write start address is determined. After this, every time the SC clock is input, the data which are input to SIO are written into SAM. SE controls the serial input buffer. It writes into the data register when the level is "L", and when the level is "H", it only shifts the serial selector without writing in the data.



### **3. PSEUDO WRITE TRANSFER CYCLE**

This is the same as the write transfer cycle, except for the fact that data is not transferred from SAM to RAM. (The row address which is input is ignored.)

When the mode changes from serial read to serial write, this cycle is used so that the RAM data is not destroyed, and also for changing the mode of the serial port.

Different to serial read transfer, serial write transfer and pseudo write transfer cycles cannot be done while SAM is operating, and it cannot input data continuously to different rows.

#### **Note 1: Write-Per-Bit Function**

During the RAM operation, data is written to the specified terminals of the four I/O common terminals, while being inhibited at the others.

Write-Per-Bit mode is specified by WB ("L") at RAS falling edge.

Write terminals are specified by W/IO (Write = "H", Write inhibit = "L") at this time. Actual writing is then carried out by WE in the same manner as with the conventional DRAM.

#### **Note 2: Real-time Data Transfer**

Read transfer (RAM → SAM) is executed with DT leading timing in transfer cycle. In the SC clock input before this timing, the SAM contents before transfer are output, while the new SAM contents after read transfer are output in the SC clock input after this timing.

During read transfer, continuous SC clock is also applied, thus making it possible to continuously produce SAM output before read transfer and SAM output after transfer.

#### **Note 3: Pseudo Write Transfer**

In order to write data to SAM when it has been in the output mode it is necessary to change the SAM I/O common terminals (S10) to the input mode using the write transfer mode. If write transfer is not desired, the pseudo write transfer mode should be used.

If SE is in "H" at RAS falling edge of write transfer mode is selected; thus, SAM I/O common terminals are set to the input mode, but SAM to RAM data transfer is not executed.




**262144-BIT DUAL-PORT DYNAMIC RAM**

**MODE SELECTION**

Input pin state at RAS falling				RAM	SAM	
DT/ÖE	WB/WE	SE	W/I0 0~3		Bit Mask	SIO 0~3
H	X	X	X	READ	—	—
	H			WRITE	—	—
	L	X	H	Write-Per-Bit	Non Masked	—
L			L		Masked	
	H	X	X	RAM→SAM (read transfer)	—	Output mode
	L	X		SAM→RAM (write transfer)	—	Input mode
L H X X				Pseudo Write Transfer (No RAM contents will be changed)	—	Input mode

X: Not specified.

**RAM Access Mode**



\*1: Write 4bit data


\*2: Set mask bit

\*3: Write selected bit

\*4: Indicates the don't care input

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Write-Per-Bit Operation**




\*1. At  $\overline{WB/WE} = "H"$ , the 4 bit data are written into RAM

\*2.  $W_0 \sim 3/I_{00} \sim 3 = "H"$ : Non masked

$W_0 \sim 3/I_{00} \sim 3 = "L"$ : Masked


**Serial Output Mode**



\*3. If  $\overline{SE}$  goes "H" level, SIOi become into high impedance state, but serial data selector is continuously working.

**262144-BIT DUAL-PORT DYNAMIC RAM**

**Serial Input Mode**



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-1~7	V
V <sub>I</sub>	Input voltage		-1~7	V
V <sub>O</sub>	Output voltage		-1~7	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>tstg</sub>	Storage temperature		-65~150	°C

**262144-BIT DUAL-PORT DYNAMIC RAM**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0 \sim 70^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage all inputs	2.4		V <sub>CC</sub> +1	V
V <sub>IL</sub>	Low-level input voltage all inputs	-1		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>OH</sub> (R)	High-level output voltage (RAM Port)	I <sub>OH</sub> (R) = -2mA	2.4		V <sub>CC</sub>	V
I <sub>OL</sub> (R)	Low-level output voltage (RAM Port)	I <sub>OL</sub> (R) = 4.2mA	0		0.4	V
I <sub>OH</sub> (S)	High-level output voltage (Serial I/O Port)	I <sub>OH</sub> (S) = -2mA	2.4		V <sub>CC</sub>	V
I <sub>OL</sub> (S)	Low-level output voltage (Serial I/O Port)	I <sub>OL</sub> (S) = 4.2mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current	Q floating $0V \leq V_{out} \leq 5.5V$	-10		10	$\mu\text{A}$
I <sub>I</sub>	Input current	$0V \leq V_{IN} \leq V_{CC}$ Other input pins = 0V	-10		10	$\mu\text{A}$

Note 2: Current flowing into an IC is positive, out is negative

Symbol	Parameter	Limits			Unit
		-10	-12	-15	
(Note 3)	RAM Port	Serial I/O Port	Max	Max	Max
I <sub>CC1(AV)</sub>	Random R/W cycle (RAS/CAS cycling, t <sub>RC</sub> = t <sub>PC</sub> (min))	Standby (SC = V <sub>IL</sub> )	70	60	50
I <sub>CC2</sub>	Standby (RAS = V <sub>IH</sub> , Dout = H <sub>Z</sub> ) (Note 4)	Standby (SC = V <sub>IL</sub> ) (Note 4)	5	5	5
I <sub>CC3(AV)</sub>	RAS only refresh cycle (RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>PC</sub> (min))	Standby (SC = V <sub>IL</sub> )	60	50	40
I <sub>CC4(AV)</sub>	Page mode cycle (RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = t <sub>RC</sub> (min))	Standby (SC = V <sub>IL</sub> )	50	40	35
I <sub>CC5(AV)</sub>	CAS before RAS refresh (CAS low as RAS falls, t <sub>RC</sub> = t <sub>PC</sub> (min))	Standby (SC = V <sub>IL</sub> )	60	50	40
I <sub>CC6(AV)</sub>	Data transfer cycle (DT low as RAS falls, t <sub>RC</sub> = t <sub>PC</sub> (min))	Standby (SC = V <sub>IL</sub> )	75	65	55
I <sub>CC7(AV)</sub>	Random R/W cycle (RAS/CAS cycling, t <sub>RC</sub> = t <sub>PC</sub> (min))	Active (t <sub>SCC</sub> = t <sub>SCD</sub> (min.))	115	100	80
I <sub>CC8(AV)</sub>	Standby (RAS = V <sub>IH</sub> , Dout = H <sub>Z</sub> (min))	Active (t <sub>SCC</sub> = t <sub>SCD</sub> (min.))	45	40	30
I <sub>CC9(AV)</sub>	RAS only refresh cycle (RAS cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>PC</sub> (min))	Active (t <sub>SCC</sub> = t <sub>SCD</sub> (min.))	105	90	70
I <sub>CC10(AV)</sub>	Page mode cycle (RAS = V <sub>IL</sub> , CAS cycling, t <sub>RC</sub> = t <sub>PC</sub> (min))	Active (t <sub>SCC</sub> = t <sub>SCD</sub> (min.))	95	80	65
I <sub>CC11(AV)</sub>	CAS before RAS refresh (CAS low as RAS falls, t <sub>RC</sub> = t <sub>PC</sub> (min))	Active (t <sub>SCC</sub> = t <sub>SCD</sub> (min.))	105	90	70
I <sub>CC12(AV)</sub>	Data transfer cycle (DT low as RAS falls, t <sub>RC</sub> = t <sub>PC</sub> (min))	Active (t <sub>SCC</sub> = t <sub>SCD</sub> (min.))	120	105	85

Note 3: I<sub>CC</sub>(AV) is obtained with the output open. (AV) specifies average value.

4: If V<sub>IH</sub>  $\geq$  V<sub>CC</sub> × 0.9 and V<sub>IL</sub>  $\leq$  0.6V, then I<sub>CC2</sub>  $\leq$  1.5 mA. (CAS, SE and SIO<sub>0</sub> ~ SIO<sub>3</sub> must be stable in high or low level.)

**CAPACITANCE** ( $T_a = 25^\circ\text{C}$ , f = 1MHz, V<sub>I</sub> = 25mVrms)

Symbol	Parameter	Min	Max	Unit
C <sub>IN0</sub>	RAS, CAS, WB/WE, SC, SE, DT/OE		8	pF
C <sub>IN1</sub>	A <sub>0</sub> ~A <sub>7</sub>		5	pF
C <sub>IO0</sub>	W <sub>0</sub> /IO <sub>0</sub> ~W <sub>3</sub> /IO <sub>3</sub> , SIO <sub>0</sub> ~SIO <sub>3</sub>		7	pF

## 262144-BIT DUAL-PORT DYNAMIC RAM

SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 5)

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{a(C)}$	Access time from $\overline{CAS}$ (Note 6,8)	$t_{CAC}$		50		60		75	ns	
$t_{a(R)}$	Access time from $\overline{RAS}$ (Note 6,9)	$t_{RAC}$		100		120		150	ns	
$t_{a(OE)}$	Access time from $\overline{OE}$ (Note 6)	$t_{OEA}$		30		35		40	ns	
$t_{dis(CH)}$	Output disable time after $\overline{CAS}$ high (Note 10)	$t_{OFF}$	0	25	0	30	0	40	ns	
$t_{dis(OE)}$	Output disable time after $\overline{OE}$ high (Note 10)	$t_{OEZ}$	0	25	0	30	0	40	ns	
$t_{a(SC)}$	Access time from $\overline{SC}$ high (Note 7)	$t_{SCA}$		35		40		50	ns	
$t_{a(SE)}$	Access time from $\overline{SE}$ low (Note 7)	$t_{SOA}$		30		35		50	ns	
$t_{dis(SE)}$	Output disable time after $\overline{SE}$ high (Note 10)	$t_{SOZ}$	0	25	0	30	0	40	ns	
$t_{h(SCHD)}$	Serial output hold time after $\overline{SC}$ high (Note 7)	$t_{SOH}$	10		10		10		ns	
$t_{SOLD}$	Delay time, $\overline{SE}$ low to serial setup (Note 7)	$t_{SOO}$	5		5		5		ns	

Note 5: An initial pause of 500μs is required after power-up followed by any 8 RAS or RAS/CAS cycles before proper device operation is achieved.

Note that  $\overline{RAS}$  may be cycled during the initial pause.

And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 4ms) of  $\overline{RAS}$  inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Measured with a load circuit equivalent to 2TTL loads and 50pF.

8: Assume that  $t_{RLCL} \geq t_{RLCL}$  max.

9: Assume that  $t_{RLCL} < t_{RLCL}$  max. When  $t_{RLCL}$  is greater than  $t_{RLCL}$  max,  $t_{a(R)}$  will increase by the amount that  $t_{RLCL}$  exceeds  $t_{RLCL}$  max.

10:  $t_{dis(OH)}$  max and  $t_{dis(OE)}$  max define the time at which the output achieves the high impedance state ( $|t_{OUT}| \leq |\pm 10\mu A|$ ) and are not reference to  $V_{OH}$  min or  $V_{OL}$  max.

## TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)

( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, See notes 11)

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{C(RF)}$	Refresh cycle time	$t_{REF}$		4		4		4	ms	
$t_{W(RH)}$	RAS high pulse width	$t_{RP}$	80		90		100		ns	
$t_{RLCL}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 12)	$t_{RCR}$	25	50	25	60	30	75	ns	
$t_{CHRL}$	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low (Note 13)	$t_{CRP}$	10		10		10		ns	
$t_{SU(RA)}$	Row address setup time before $\overline{RAS}$ low	$t_{ASR}$	0		0		0		ns	
$t_{SU(CA)}$	Column address setup time before $\overline{CAS}$ low	$t_{ASC}$	0		0		0		ns	
$t_{h(RA)}$	Row address hold time after $\overline{RAS}$ low	$t_{RAH}$	15		15		20		ns	
$t_{h(CLCA)}$	Column address hold time after $\overline{CAS}$ low	$t_{CAH}$	20		20		25		ns	
$t_{h(RLCA)}$	Column address hold time after $\overline{RAS}$ low	$t_{AR}$	70		80		100		ns	
$t_T$	Transition time (rise and fall) (Note 14)	$t_T$	3	50	3	50	3	50	ns	
$t_{SU(WPB)}$	Write per bit mode setup time before $\overline{RAS}$ low	$t_{WBS}$	0		0		0		ns	
$t_{h(WPB)}$	Write per bit mode hold time after $\overline{RAS}$ low	$t_{WBH}$	20		20		25		ns	
$t_{SU(W)}$	Write mask setup time before $\overline{RAS}$ low	$t_{WS}$	0		0		0		ns	
$t_{h(W)}$	Write mask hold time after $\overline{RAS}$ low	$t_{WH}$	20		20		25		ns	
$t_{SU(DTH)}$	$\overline{DT}$ high setup time before $\overline{RAS}$ low	$t_{DHS}$	0		0		0		ns	
$t_{h(DTH)}$	$\overline{DT}$ high hold time after $\overline{RAS}$ low	$t_{DHH}$	20		20		25		ns	

Note 11: The timing requirements assume  $t_T=5ns$ .

$V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals.

12:  $t_{RLCL}$  max is specified as a reference point only; When  $t_{RLCL}$  is less than  $t_{RLCL}$  max, access time is  $t_{a(R)}$ . When  $t_{RLCL}$  is greater than  $t_{RLCL}$  max, access time is  $t_{RLCL} + t_{a(C)}$ .  $t_{RLCL}$  min is specified as  $t_{RLCL}$  min. =  $t_{h(RA)}$  + 2  $t_T$  +  $t_{SU(CA)}$ .

13:  $t_{CHRL}$  requirement is only applicable for RAS/CAS cycles preceded by a  $\overline{CAS}$  only cycle (i.e., For systems where  $\overline{CAS}$  has not been decoded with  $\overline{RAS}$ ).

14:  $t_T$  is measured between  $V_{IH}$  min and  $V_{IL}$  max.

**For Read and Refresh Cycles**

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{C(rd)}$	Read cycle time	$t_{RC}$	200		220		260		ns	
$t_{W(RL)}$	RAS low pulse width	$t_{RAS}$	100	10000	120	10000	150	10000	ns	
$t_{W(CL)}$	CAS low pulse width	$t_{CAS}$	50	10000	60	10000	75	10000	ns	
$t_{W(CH)}$	CAS high pulse width	$t_{CPN}$	25		25		30		ns	
$t_{h(RLCH)}$	CAS hold time after RAS low	$t_{CSH}$	100		120		150		ns	
$t_{h(CLRH)}$	RAS hold time after CAS low	$t_{RSH}$	50		60		75		ns	
$t_{su(rd)}$	Read setup time before CAS low	$t_{RCS}$	0		0		0		ns	
$t_{h(Chrd)}$	Read hold time after CAS high (Note 15)	$t_{RCH}$	0		0		0		ns	
$t_{h(RHrd)}$	Read hold time after RAS high (Note 15)	$t_{RRH}$	20		20		20		ns	
$t_{h(OECH)}$	CAS hold time after OE low	—	25		30		40		ns	
$t_{h(OERH)}$	RAS hold time after OE low	$t_{OES}$	25		30		40		ns	
$t_{h(CLOE)}$	OE hold time after CAS low	$t_{COH}$	50		60		75		ns	
$t_{h(RLOE)}$	OE hold time after RAS low	—	100		120		150		ns	
$t_{DOEL}$	Delay time, Data to OE low	—	0		0		0		ns	
$t_{OEHD}$	Delay time, OE high to Data	$t_{OED}$	25		35		40		ns	
$t_{RHCL}$	Delay time, RAS high to CAS low	$t_{RPC}$	0		0		0		ns	
$t_{DCL}$	Delay time, Data to CAS low	$t_{DZC}$			0		0		ns	

Note 15: Either  $t_{h(Chrd)}$  or  $t_{h(RHrd)}$  must be satisfied for a read cycle.

**For Write Cycles (Early Write and Delayed Write)**

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{C(W)}$	Write cycle time	$t_{RC}$	200		220		260		ns	
$t_{W(RL)}$	RAS low pulse width	$t_{RAS}$	100	10000	120	10000	150	10000	ns	
$t_{W(CL)}$	CAS low pulse width	$t_{CAS}$	50	10000	60	10000	75	10000	ns	
$t_{W(CH)}$	CAS high pulse width	$t_{CPN}$	25		25		30		ns	
$t_{h(RLCH)}$	CAS hold time after RAS low	$t_{CSH}$	100		120		150		ns	
$t_{h(CLRH)}$	RAS hold time after CAS low	$t_{RSH}$	50		60		75		ns	
$t_{su(WCL)}$	Write setup time before CAS low (Note 16)	$t_{WCS}$	0		0		0		ns	
$t_{h(CLW)}$	Write hold time after CAS low	$t_{WCH}$	35		35		45		ns	
$t_{h(RLW)}$	Write hold time after RAS low	$t_{WCR}$	85		95		120		ns	
$t_{h(WCH)}$	CAS hold time after WE low	$t_{CWL}$	35		40		45		ns	
$t_{h(WRL)}$	RAS hold time after WE low	$t_{RWL}$	35		40		45		ns	
$t_{W(W)}$	Write pulse width	$t_{WP}$	35		35		45		ns	
$t_{su(D)}$	Data setup time	$t_{DS}$	0		0		0		ns	
$t_{h(WLD)}$	Data hold time after WE low	$t_{DH}$	35		35		45		ns	
$t_{h(CLD)}$	Data hold time after CAS low	$t_{DH}$	35		35		45		ns	
$t_{h(RLD)}$	Data hold time after RAS low	$t_{DHR}$	85		95		120		ns	
$t_{OEHD}$	Delay time, OE high to Data	$t_{OED}$	35		35		40		ns	
$t_{h(WOE)}$	OE hold time after WE low	$t_{OEH}$	30		30		40		ns	

Note 16: When  $t_{su(WCL)} \geq t_{su(WCL)}$  min, the cycle is an early write cycle and I/O pins will remain high impedance throughout the entire cycle.

When  $t_{CLWL} = t_{CLWL}$  min, and  $t_{RLWL} \geq t_{RLWL}$  min, the cycle is a read-write cycle, and the data of the selected address will be read out on I/O pins. For all conditions other than those described above, the condition of data outputs (at access time and until CAS or DT/OE goes back to V(H) is not defined.

**For Read-Modify-Write Cycles**

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{C(RDW)}$	Read modify write cycle time (Note 17)	$t_{RWC}$	270		295		345		ns	
$t_{W(RL)}$	RAS low pulse width	$t_{RAS}$	170	10000	195	10000	235	10000	ns	
$t_{W(CL)}$	CAS low pulse width	$t_{CAS}$	120	10000	135	10000	160	10000	ns	
$t_{H(RLCH)}$	CAS hold time after RAS low	$t_{CSH}$	170		195		235		ns	
$t_{H(CLRH)}$	RAS hold time after CAS low	$t_{RSH}$	120		135		160		ns	
$t_{W(CH)}$	CAS high pulse width	$t_{CPN}$	25		25		30		ns	
$t_{SU(RD)}$	Read setup time before CAS low	$t_{RCS}$	0		0		0		ns	
$t_{CLWL}$	Delay time, CAS low to WE low (Note 16)	$t_{CWD}$	80		90		110		ns	
$t_{RLWL}$	Delay time, RAS low to WE low (Note 16)	$t_{RWD}$	130		150		185		ns	
$t_{H(WCH)}$	CAS hold time after WE low	$t_{CWL}$	35		40		45		ns	
$t_{H(WRH)}$	RAS hold time after WE low	$t_{RWL}$	35		40		45		ns	
$t_{W(W)}$	Write pulse width	$t_{WP}$	35		35		45		ns	
$t_{SU(D)}$	Data setup time	$t_{DS}$	0		0		0		ns	
$t_{H(WLD)}$	Data hold time after WE low	$t_{DH}$	35		35		45		ns	
$t_{H(CLOE)}$	OE hold time after CAS low	$t_{COH}$	50		60		75		ns	
$t_{H(RLOE)}$	OE hold time after RAS low	—	100		120		150		ns	
$t_{DOEL}$	Delay time, Data to OE low	—	0		0		0		ns	
$t_{OEHD}$	Delay time, OE high to Data	$t_{OED}$	35		35		40		ns	

Note 17:  $t_{C(RDW)}$  is specified as  $t_{C(RDW)} \text{ min} = t_{A(R)} \text{ max} + t_{OEHD} \text{ min} + t_{H(WRH)} \text{ min} + t_{W(RH)} \text{ min} + 4 t_T$ .

**For Page-Mode Cycle (Note 18)**

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{C(Prd)}$	Read cycle time	$t_{PC}$	100		120		145		ns	
$t_{C(PW)}$	Write cycle time	$t_{PC}$	100		120		145		ns	
$t_{W(RL)}$	RAS low pulse width (Note 19)	$t_{RAS}$	200	30000	240	30000	295	30000	ns	
$t_{C(Prdw)}$	Read modify write cycle time	$t_{RWC}$	170		195		250		ns	
$t_{W(RL)}$	RAS low pulse width (Note 20)	$t_{RAS}$	340	30000	390	30000	505	30000	ns	
$t_{W(CH)}$	CAS high pulse width	$t_{CP}$	40		50		60		ns	

Note 18 All previously specified timing requirements and switching characteristics are applicable to their respective page mode timing.

19 Specified for read or write cycle.

20 Specified for read-modify-write cycle.

**For CAS before RAS Refresh Cycle (Note 21)**

Symbol	Parameter	Alternative Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{SU(RCR)}$	CAS setup time for auto refresh	$t_{CSR}$	10		10		10		ns	
$t_{H(RCR)}$	CAS hold time for auto refresh	$t_{CHR}$	20		25		30		ns	
$t_{D(RCR)}$	Precharge to CAS active time	$t_{RPC}$	0		0		0		ns	

Note 21 Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.


**262144-BIT DUAL-PORT DYNAMIC RAM****For Read/Write/Pseudo Write Transfer and Serial Read/Write Cycle**

Symbol	Parameter	Alternate Symbol	Limits						Unit	
			M5M4C264-10		M5M4C264-12		M5M4C264-15			
			Min	Max	Min	Max	Min	Max		
$t_{C(rd)}$	Read cycle time	$t_{RC}$	200		220		260		ns	
$t_{C(w)}$	Write cycle time	$t_{RC}$	200		220		260		ns	
$t_{C(SC)}$	SC clock cycle time	$t_{SCC}$	35	50000	40	50000	60	50000	ns	
$t_{W(RL)}$	$\bar{RAS}$ low pulse width	$t_{RAS}$	100	10000	120	10000	150	10000	ns	
$t_{W(CL)}$	$\bar{CAS}$ low pulse width	$t_{CAS}$	50	10000	60	10000	75	10000	ns	
$t_{W(RH)}$	RAS high pulse width	$t_{RP}$	80		90		100		ns	
$t_{W(CH)}$	CAS high pulse width	$t_{CPN}$	25		25		30		ns	
$t_{W(SCL)}$	SC low pulse width	$t_{SCL}$	10		10		20		ns	
$t_{W(SCH)}$	SC high pulse width	$t_{SCH}$	10		10		20		ns	
$t_{W(SEL)}$	$\bar{SE}$ low pulse width	$t_{SOE}$	10		10		20		ns	
$t_{W(SEH)}$	$SE$ high pulse width	$t_{SOP}$	10		10		20		ns	
$t_h(RLCH)$	CAS hold time after $\bar{RAS}$ low	$t_{CSH}$	100		120		150		ns	
$t_h(CLRH)$	$\bar{RAS}$ hold time after $\bar{CAS}$ low	$t_{RSH}$	50		60		75		ns	
$t_h(RLCA)$	Column address hold time after $\bar{RAS}$ low	$t_{AR}$	70		80		100		ns	
$t_{CHRL}$	Delay time, CAS high to $\bar{RAS}$ low (Note 13)	$t_{CRP}$	10		10		10		ns	
$t_{RLCL}$	Delay time, $\bar{RAS}$ low to $\bar{CAS}$ low (Note 12)	$t_{RCD}$	25	50	25	60	30	75	ns	
$t_{SU(RA)}$	Row address setup time before $\bar{RAS}$ low	$t_{ASR}$	0		0		0		ns	
$t_h(RA)$	Row address hold time after $\bar{RAS}$ low	$t_{RAH}$	15		15		20		ns	
$t_{SU(CA)}$	Column address setup time before $\bar{CAS}$ low	$t_{ASC}$	0		0		0		ns	
$t_h(CLCA)$	Column address hold time after $\bar{CAS}$ low	$t_{CAH}$	20		20		25		ns	
$t_{SU(WE)}$	$\bar{WE}$ setup time before $\bar{RAS}$ low	$t_{WTS}$	0		0		0		ns	
$t_h(WE)$	$\bar{WE}$ hold time after $\bar{RAS}$ low	$t_{WTH}$	20		20		25		ns	
$t_{SU(DT)}$	$\bar{DT}$ setup time before $\bar{RAS}$ low	$t_{DLS}$	0		0		0		ns	
$t_h(DT)$	$\bar{DT}$ hold time after $\bar{RAS}$ low	$t_{RDH}$	80		90		130		ns	
$t_h(CLDT)$	$\bar{DT}$ low hold time after $\bar{CAS}$ low	$t_{CDH}$	30		40		55		ns	
$t_{SU(DTRH)}$	$\bar{DT}$ high setup time before $\bar{RAS}$ high	$t_{DTR}$	10		10		10		ns	
$t_h(DTRH)$	$\bar{DT}$ high hold time after $\bar{RAS}$ high	$t_{DTH}$	20		20		25		ns	
$t_{SU(DTCH)}$	$\bar{DT}$ high setup time before $\bar{CAS}$ high	$t_{DTC}$	10		10		10		ns	
$t_{SU(SE)}$	$\bar{SE}$ setup time before $\bar{RAS}$ low	$t_{ES}$	0		0		0		ns	
$t_h(SE)$	$\bar{SE}$ hold time after $\bar{RAS}$ low	$t_{EH}$	15		15		20		ns	
$t_{SU(SCDT)}$	SC low set up time before $\bar{DT}$ high	—	10		10		10		ns	
$t_h(DTSC)$	SC high hold time after $\bar{DT}$ high	—		80		90		100	ns	
$t_h(SCDT)$	SC low hold time after $\bar{DT}$ high	$t_{SDH}$	10		10		20		ns	
$t_{SU(SD)}$	Serial input data setup time before SC high	$t_{SIS}$	0		0		0		ns	
$t_h(SD)$	Serial input data hold time after SC high	$t_{SIH}$	10		10		15		ns	
$t_{SHDH}$	Delay time, SC high to $\bar{DT}$ high	$t_{SDD}$	20		20		25		ns	
$t_{SU(SCRL)}$	SC setup time before $\bar{RAS}$ low	$t_{SRS}$	20		20		30		ns	
$t_{SU(SEH)}$	$\bar{SE}$ disable setup time before SC high	$t_{SWIS}$	10		10		15		ns	
$t_h(SEH)$	$\bar{SE}$ disable hold time after SC high	$t_{SWIH}$	20		20		30		ns	
$t_{SU(SEL)}$	$\bar{SE}$ enable setup time before SC high	$t_{SWS}$	10		10		15		ns	
$t_h(SEL)$	$\bar{SE}$ enable hold time after SC high	$t_{SWH}$	20		20		30		ns	
$t_{DDTH}$	Delay time, Data to $\bar{DT}$ high	$t_{Szs}$		0		0		0	ns	
$t_{DTHD}$	Delay time, $\bar{DT}$ high to Data	—	20		20		30		ns	

**262144-BIT DUAL-PORT DYNAMIC RAM**


**TIMING DIAGRAMS** (Note 22)

**Read Cycle**




**262144-BIT DUAL-PORT DYNAMIC RAM**

**Write Cycle (Early Write)**




262144-BIT DUAL-PORT DYNAMIC RAM

**Write Cycle (Delayed Write)**




**Read-Modify-Write Cycles**




# **262144-BIT DUAL-PORT DYNAMIC RAM**

## **Page-Mode Read Cycle**




## **262144-BIT DUAL-PORT DYNAMIC RAM**

## **Page-Mode Write Cycle**




262144-BIT DUAL-PORT DYNAMIC RAM

RAS-Only Refresh Cycle




262144-BIT DUAL-PORT DYNAMIC RAM

**Hidden Refresh Cycle**




**CAS before RAS Refresh Cycle**




## **262144-BIT DUAL-PORT DYNAMIC RAM**

#### **Read Transfer Cycle (B-port standby) Serial Read Setup (RAM → SAM)**




**262144-BIT DUAL-PORT DYNAMIC RAM**

**Read Transfer Cycle (B-port Active) Serial Read Setup (RAM → SAM)**



# **262144-BIT DUAL-PORT DYNAMIC RAM**


## **Write Transfer Cycle (B-port Active) Serial Write Setup (SAM → RAM)**




Note 23: When SE is "H" level, the serial input data are not written into the Data register, but the serial data selector is worked.

262144-BIT DUAL-PORT DYNAMIC RAM

Pseudo Write Transfer Cycle (B-port Active) Serial Write Setup



**Serial Write Cycle**



**Serial Read Cycle**

