

## NM27LC256

# 262, 144-Bit (32k x 8) Low Current CMOS EPROM

### General Description

The NM27LC256 is a 32k x 8 EPROM manufactured on a proven, manufacturable CMOS process, consuming extremely low current in both the active and standby modes. The NM27LC256 consumes a mere 17.5 mW, (typical) making it ideal for battery powered portable and hand held systems, and for systems using "in-line" power.


The NM27LC256 is one among a family of Power Miser products from National Semiconductor catering to the increasing low current demands of the market.

Offered in the JEDEC Pinout, the NM27LC256 offers a viable alternative to the user as a replacement for existing high power devices, while also providing an upgrade path to higher densities.

### Features

- Low power consumption
  - 5V operation
  - 4.5 mA (max) active
  - 100  $\mu$ A (max) standby
- 200 ns access time
- High reliability with EPI processing
  - Latch-up immunity to 200 mA
  - ESD protection exceeds 2000V
- JEDEC standard pinout
- Manufacturer's identification code

### Block Diagram




TL/D/11405-1

**Pin Names**

A0-A14	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
O <sub>0</sub> -O <sub>7</sub>	Outputs
PGM	Program
XX	Don't Care (During Read)

# Connection Diagrams

27LC010	27LC512	27LC64
XX/V <sub>PP</sub>		
A16		
A15	A15	V <sub>PP</sub>
A12	A12	A12
A7	A7	A7
A6	A6	A6
A5	A5	A5
A4	A4	A4
A3	A3	A3
A2	A2	A2
A1	A1	A1
A0	A0	A0
O0	O0	O0
O1	O1	O1
O2	O2	O2
GND	GND	GND



TL/D/11405-2

27LC64	27LC512	27LC010
		V <sub>CC</sub>
		XX/PGM
V <sub>CC</sub>	V <sub>CC</sub>	XX
PGM	A14	A14
NC	A13	A13
A8	A8	A8
A9	A9	A9
A11	A11	A11
OE	OE/V <sub>PP</sub>	OE
A10	A10	A10
CE	CE	CE
O7	O7	O7
O6	O6	O6
O5	O5	O5
O4	O4	O4
O3	O3	O3

**Note:** Compatible EPROM plan configurations are shown in the blocks adjacent to the NM27LC256 plan


**Commercial Temperature Range**  
(0°C to +70°C)  
V<sub>CC</sub> = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NM27LC256 Q, 200	200
NM27LC256 Q, 250	250

**Extended Temperature Range**  
(-40°C to +85°C)  
V<sub>CC</sub> = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NM27LC256 QE, 200	200
NM27LC256 QE, 250	250

## Ordering Information



## Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
All Input Voltages Except A9 with Respect to Ground	-0.6V to +7V
V <sub>PP</sub> and A9 with Respect to Ground	-0.6V to +14V
V <sub>CC</sub> Supply Voltage with Respect to Ground	-0.6V to +7V

ESD Protection > 2000V

All Output Voltages with Respect to Ground V<sub>CC</sub> + 1.0V to GND - 0.6V

## Operating Range

Range	Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%


## Read Operation

### DC Electrical Characteristics Over Operating Range with V<sub>PP</sub> = V<sub>CC</sub>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IL</sub>	Input Low Level		-0.1		0.8	V
V <sub>IH</sub>	Input High Level		2.0		V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			V
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3V$		0.5	100	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current	$\overline{CE} = V_{IH}$		0.1	1.0	mA
I <sub>CC1</sub>	V <sub>CC</sub> Active Current TTL Inputs	$\overline{CE} = \overline{OE} V_{IL}$ , F = 3 MHz Inputs V <sub>IH</sub> or V <sub>IL</sub>	Com'l	7.0	9.0	mA
			Ind'l	7.0	10.0	
I <sub>CC2</sub>	V <sub>CC</sub> Active Current CMOS Inputs	$\overline{CE} = GND$ , F = 3 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA (See Figures 1, 2)	Com'l	3.5	4.5	mA
			Ind'l	3.5	5.0	
I <sub>PP</sub>	V <sub>PP</sub> Supply Current	V <sub>PP</sub> = V <sub>CC</sub>			10	μA
V <sub>PP</sub>	V <sub>PP</sub> Read Voltage		V <sub>CC</sub> - 0.7		V <sub>CC</sub> + 0.7	V
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 5.5V or GND	-1		1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5V or GND	-10		10	μA


### AC Electrical Characteristics Over Operating Range with V<sub>PP</sub> = V<sub>CC</sub>

Symbol	Parameter	200		250		Units
		Min	Max	Min	Max	
t <sub>ACC</sub>	Address to Output Delay		200		250	ns
t <sub>CE</sub>	$\overline{CE}$ to Output Delay		200		250	
t <sub>OE</sub>	$\overline{OE}$ to Output Delay		75		100	
t <sub>DF</sub> (Note 2)	Output Disable to Output Float		60		60	
t <sub>OH</sub> (Note 2)	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ , whichever Occurred First		0		0	



TL/D/11405-3

FIGURE 1. I<sub>CC</sub> ACTIVE CMOS vs Temperature V<sub>CC</sub> = V<sub>P</sub> = 5.0V, Frequency 1 MHz



TL/D/11405-4

FIGURE 2. I<sub>CC</sub> ACTIVE CMOS vs Temperature vs Frequency V<sub>CC</sub> = V<sub>PP</sub> = 5.0V, Temperature = 25°C

## Capacitance $T_A = +25^\circ\text{C}$ , $f = 1 \text{ MHz}$ (Note 2)

Symbol	Parameter	Conditions	Typ	Max	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	6	12	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	9	12	pF

## AC Test Conditions

Output Load

1 TTL Gate and  
 $C_L = 100 \text{ pF}$  (Note 8)  
 $\leq 5 \text{ ns}$

Input Pulse Level

Timing Measurement Level (Note 10)

0.45V to 2.4V

(Note 10)

Input Pulse Levels


Inputs

0.8V to 2V

Outputs

0.8V to 2V

## AC Waveforms (Notes 6, 7, and 9)



TL/D/11405-5

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operations sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** This parameter is only sampled and is not 100% tested.

**Note 3:**  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{CE}$  after the falling edge of  $\overline{CE}$  without impacting  $t_{ACC}$ .

**Note 4:** The  $T_{DF}$  and  $T_{CF}$  compare level is determined as follows:

High to TRI-STATE<sup>®</sup>, the measure  $V_{CH1}(\text{DC}) - 0.10\text{V}$ ;

Low to TRI-STATE, the measure  $V_{OL1}(\text{DC}) + 0.10\text{V}$ .

**Note 5:** TRI-STATE may be attained using  $\overline{OE}$  or  $\overline{CE}$ .

**Note 6:** The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a  $0.2 \mu\text{F}$  ceramic capacitor be used on every device between  $V_{CC}$  and GND.

**Note 7:** The outputs must be restricted to  $V_{CC} + 1.0\text{V}$  to avoid latch-up and device damage.

**Note 8:** 1 TTL Gate:  $I_{OL} = 1.6 \text{ mA}$ ,  $I_{OH} = -400 \mu\text{A}$ ,  $C_L = 100 \text{ pF}$  includes fixture capacitance.

**Note 9:**  $V_{PP}$  may be connected to  $V_{CC}$  except during programming.


**Note 10:** Inputs and outputs can undershoot to  $-2.0\text{V}$  for 20 ns Max.

**Note 11:** CMOS inputs  $V_{IL} = \text{GND} \pm 0.3\text{V}$ ,  $V_{IH} = V_{CC} \pm 0.3\text{V}$ .

## Programming Characteristics (Notes 1, 2, 3, 4 and 5)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{AS}$	Address Setup Time		2			$\mu\text{s}$
$t_{OES}$	$\overline{OE}$ Setup Time		2			$\mu\text{s}$
$t_{DS}$	Data Setup Time		2			$\mu\text{s}$
$t_{VPS}$	$V_{PP}$ Setup Time		2			$\mu\text{s}$
$t_{VCS}$	$V_{CC}$ Setup Time		2			$\mu\text{s}$
$t_{AH}$	Address Hold Time		0			$\mu\text{s}$
$t_{DH}$	Data Hold Time		2			$\mu\text{s}$
$t_{DF}$	Output Enable to Output Float Delay	$\overline{CE}/\overline{PGM} = V_{IL}$	0		130	ns
$t_{PW}$	Program Pulse Width		0.45	0.5	0.55	ms
$t_{OE}$	Data Valid from $\overline{OE}$	$\overline{CE}/\overline{PGM} = V_{IL}$			150	ns
$I_{PP}$	$V_{PP}$ Supply Current during Programming Pulse	$\overline{CE}/\overline{PGM} = V_{IL}$			30	mA
$I_{CC}$	$V_{CC}$ Supply Current				10	mA
$T_A$	Temperature Ambient		20	25	30	$^{\circ}\text{C}$
$V_{CC}$	Power Supply Voltage		5.75	6.0	6.25	V
$V_{PP}$	Programming Supply Voltage		12.2	13.0	13.3	V
$t_{FR}$	Input Rise, Fall Time		5			ns
$V_{IL}$	Input Low Voltage			0.0	0.45	V
$V_{IH}$	Input High Voltage		2.4	4.0		V
$t_{IN}$	Input Timing Reference Voltage		0.8		2.0	V
$t_{OUT}$	Output Timing Reference Voltage		0.8		2.0	V

## Programming Waveforms (Note 3)



TL/D/11405-6

**Note 1:** National's standard product warranty applies to devices programmed to specifications described herein.

**Note 2:**  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .

**Note 3:** The maximum absolute allowable voltage which may be applied to the  $V_{PP}$  pin during programming is 14V. Care must be taken when switching the spurious  $V_{PP}$  voltage transients which may damage the device.

**Note 4:** Programming and program verify are tested with the Interactive Program Algorithm, at typical power supply voltages and timings.

**Note 5:** During power up the  $\overline{PGM}$  pin must be brought high ( $\geq V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

# Interactive Programming Algorithm Flow Chart




FIGURE 3

TL/D/11405-7

# Functional Description

## DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 13.0V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6.0V during the three programming modes, and at 5V in the other three modes.

### Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

### Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 97%, from 24.75 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

### Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the  $\overline{OE}$  input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

### Output OR-Tying

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

### Programming; Interactive Algorithm

**CAUTION:** Exceeding 14V on pin 1 ( $V_{PP}$ ) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the  $V_{PP}$  power supply is at 13.0V and  $\overline{OE}$  is at  $V_{IH}$ . It is required that at least a 0.1  $\mu$ F capacitor be placed across  $V_{PP}$ ,  $V_{CC}$  to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{CE}$  input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Interactive Programming Algorithm shown in Figure 3. Each Address is programmed with a series of 500  $\mu$ s pulses until it verifies good, up to a maximum of 20 pulses. Most memory cells will program with a single 500  $\mu$ s pulse.

The EPROM must not be programmed with a DC signal applied to the  $\overline{CE}$  input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{CE}$  input programs the paralleled EPROM.

### Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs (including  $\overline{OE}$ ) of the parallel EPROMs may be common. A TTL low level program pulse applied to an EPROMs  $\overline{CE}$  input with  $V_{PP}$  at 13.0V will program that EPROM. A TTL high level  $\overline{CE}/\overline{PGM}$  input inhibits the other EPROM from being programmed.

TABLE I. Modes Selection

Pins Mode	$\overline{CE}/\overline{PGM}$	$\overline{OE}$	$V_{PP}$	$V_{CC}$	Outputs
Read	$V_{IL}$	$V_{IL}$	$V_{CC}$	5.0V	$D_{OUT}$
Output Disable	X (Note 1)	$V_{IH}$	$V_{CC}$	5.0V	High Z
Standby	$V_{IH}$	X	$V_{CC}$	5.0V	High Z
Programming	$V_{IL}$	X	13V	6.0V	$D_{IN}$
Program Verify	X	$V_{IL}$	13V	12.75V	$D_{OUT}$
Program Inhibit	$V_{IH}$	$V_{IH}$	13V	6.0V	High Z

Note 1: X can be  $V_{IL}$  or  $V_{IH}$ .



## Functional Description (Continued)

### Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 13.0V.  $V_{PP}$  must be at  $V_{CC}$ , except during programming and program verify.

### AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

### MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for NM27LC256 is "8FC4", where "8F" designates that it is made by National Semiconductor, and "C4" designates a 256k (32k8) part.

The code is accessed by applying  $12V \pm 0.5V$  to address pin A9. Addresses A1–A8, A10–A16, and all control pins are held at  $V_{IH}$ . Address pin A0 is held at  $V_{IL}$  for the manufacturer's code, and held at  $V_{IH}$  for the device code. The code is read on the eight data pins, O<sub>0</sub>–O<sub>7</sub>. Proper code access is only guaranteed at 25°C to  $\pm 5^\circ\text{C}$ .

### ERASURE CHARACTERISTICS

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>.

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp. (If distance is doubled the erasure time increases by factor of 4.) Lamps lose intensity as they age. When a lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

### SYSTEM CONSIDERATION


The power switching characteristic of EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated  $V_{CC}$  transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu\text{F}$  ceramic capacitor be used on every device between  $V_{CC}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7  $\mu\text{F}$  bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A0 (10)	A9 (24)	O7 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	O1 (12)	O0 (11)	Hex Data
Manufacturer Code	$V_{IL}$	12V	1	0	0	0	1	1	1	1	8F
Device Code	$V_{IH}$	12V	1	1	0	0	0	1	0	0	C4

**Physical Dimensions** inches (millimeters)

Lit. # 112257



**UV Window Cavity Dual-In-Line CerDIP Package (Q)**  
**Order Number NM27LC256QXXX**  
**NS Package Number J28CQ**

J28CQ (REV. D)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 2900 Semiconductor Drive  
 P.O. Box 58090  
 Santa Clara, CA 95052-8090  
 Tel: (1800) 272-9959  
 TWX: (910) 338-9240

**National Semiconductor GmbH**  
 Industriestrasse 10  
 D-8300 Furstenteldbruck  
 West Germany  
 Tel: (0-81-41) 103-0  
 Telex: 527-649  
 Fax: (08141) 103554

**National Semiconductor Japan Ltd.**  
 Sansado Bldg. 5F  
 4-15 Nishi-Shinjuku  
 Shinjuku-Ku,  
 Tokyo 160, Japan  
 Tel: 33-299-7001  
 FAX: 33-299-7000

**National Semiconductor Hong Kong Ltd.**  
 Suite 513, 5th Floor  
 Chinachem Golden Plaza,  
 77 Mody Road, Tsimshatsui East,  
 Kowloon, Hong Kong  
 Tel: 3-7231290  
 Telex: 52996 NSSEA HX  
 Fax: 3-3112536

**National Semicondutores Do Brasil Ltda.**  
 Av. Eng. Faria Lima, 1383  
 6.º Andor-Conj. 62  
 01457-000  
 Tel:  
 Fax: 032900 ✓ R

**National Semiconductor (Australia) PTY. Ltd.**  
 1st Floor, 441 St. Kilda Rd.  
 Melbourne, 3004