

256 x 4 RAM WITH COMMON DATA I/O

2112A-2	250 ns Max.
2112A	350 ns Max.
2112A-4	450 ns Max.

- **Single +5V Supply Voltage**
- **Directly TTL Compatible: All Inputs and Outputs**
- **Static MOS: No Clocks or Refreshing Required**
- **Simple Memory Expansion: Chip Enable Input**
- **Fully Decoded: On Chip Address Decode**
- **Inputs Protected: All Inputs Have Protection Against Static Charge**
- **Low Cost Packaging: 16 Pin Plastic Dual In-Line Configuration**
- **Low Power: Typically 150mW**
- **Three-State Output: OR-Tie Capability**


The Intel® 2112A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2112A is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate chip enable (\overline{CE}) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel® 2112A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

A ₀ -A ₇	ADDRESS INPUTS
R/W	READ/WRITE INPUT
CE	CHIP ENABLE INPUT
I/O ₁ -I/O ₄	DATA INPUT/OUTPUT
V _{CC}	POWER (+5V)

BLOCK DIAGRAM



Absolute Maximum Ratings*

Ambient Temperature Under Bias	-10°C to 80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

***COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

T_A = 0°C to 70°C, V_{CC} = 5V ±5% unless otherwise specified.


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
I _{LI}	Input Current		1	10	μA	V _{IN} = 0 to 5.25V
I _{LOH}	I/O Leakage Current		1	10	μA	CE = 2.0V, V _{I/O} = 4.0V
I _{LOL}	I/O Leakage Current		-1	-10	μA	CE = 2.0V, V _{I/O} = 0.45V
I _{CC1}	Power Supply Current		35	55	mA	V _{IN} = 5.25V, I _{I/O} = 0mA T _A = 25°C
			45	65		
I _{CC2}	Power Supply Current			60	mA	V _{IN} = 5.25V, I _{I/O} = 0mA T _A = 0°C
				70		
V _{IL}	Input "Low" Voltage	-0.5		0.8	V	
V _{IH}	Input "High" Voltage	2.0		V _{CC}	V	
V _{OL}	Output "Low" Voltage			+0.45	V	I _{OL} = 2mA
V _{OH}	Output "High" Voltage	2112A, 2112A-2	2.4		V	I _{OH} = -200μA
		2112A-4	2.4		V	I _{OH} = -150μA

A.C. Characteristics for 2112A-2

READ CYCLE T_A = 0°C to 70°C, V_{CC} = 5V ±5% unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t _{RC}	Read Cycle	250			ns	Timing Reference = 1.5V Load = 1 TTL Gate and C _L = 100pF.
t _A	Access Time			250	ns	
t _{CO}	Chip Enable To Output Time			180	ns	
t _{CD}	Chip Enable To Output Disable Time	0		120	ns	
t _{OH}	Previous Read Data Valid After Change of Address	40			ns	

READ CYCLE WAVEFORMS



Capacitance T_A = 25°C, f = 1 MHz

Symbol	Test	Limits (pF)	
		Typ. ^[1]	Max.
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8
C _{I/O}	I/O Capacitance V _{I/O} = 0V	10	15

NOTES:

1. Typical values are for T_A = 25°C and nominal supply voltage.
2. This parameter is periodically sampled and is not 100% tested.

A.C. Characteristics for 2112A-2 (Continued)

WRITE CYCLE #1 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC1}	Write Cycle	200			ns	$t_r, t_f = 20\text{ns}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW1}	Address To Write Setup Time	20			ns	
t_{DW1}	Write Setup Time	180			ns	
t_{WP1}	Write Pulse Width	180			ns	
t_{CS1}	Chip Enable Setup Time	0			ns	
t_{CH1}	Chip Enable Hold Time	0			ns	
t_{WR1}	Write Recovery Time	0			ns	
t_{DH1}	Data Hold Time	0			ns	
t_{CW1}	Chip Enable To Write Setup Time	180			ns	

WRITE CYCLE #2 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC2}	Write Cycle	320			ns	$t_r, t_f = 20\text{ns}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW2}	Address To Write Setup Time	20			ns	
t_{DW2}	Write Setup Time	180			ns	
t_{WD2}	Write To Output Disable Time	120			ns	
t_{CS2}	Chip Enable Setup Time	0			ns	
t_{CH2}	Chip Enable Hold Time	0			ns	
t_{WR2}	Write Recovery Time	0			ns	
t_{DH2}	Data Hold Time	0			ns	

Write Cycle Waveforms

WRITE CYCLE #1



WRITE CYCLE #2



NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

RAMS

A.C. Characteristics for 2112A

READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	350			ns	$t_r, t_f = 20\text{ns}$
t_A	Access Time			350	ns	Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{CO}	Chip Enable To Output Time			240	ns	
t_{CD}	Chip Enable To Output Disable Time	0		200	ns	
t_{OH}	Previous Read Data Valid After Change of Address	40			ns	

WRITE CYCLE #1 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC1}	Write Cycle	270			ns	$t_r, t_f = 20\text{ns}$
t_{AW1}	Address To Write Setup Time	20			ns	Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{DW1}	Write Setup Time	250			ns	
t_{WP1}	Write Pulse Width	250			ns	
t_{CS1}	Chip Enable Setup Time	0			ns	
t_{CH1}	Chip Enable Hold Time	0			ns	
t_{WR1}	Write Recovery Time	0			ns	
t_{DH1}	Data Hold Time	0			ns	
t_{CW1}	Chip Enable to Write Setup Time	250			ns	

WRITE CYCLE #2 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC2}	Write Cycle	470			ns	$t_r, t_f = 20\text{ns}$
t_{AW2}	Address To Write Setup Time	20			ns	Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{DW2}	Write Setup Time	250			ns	
t_{WD2}	Write To Output Disable Time	200			ns	
t_{CS2}	Chip Enable Setup Time	0			ns	
t_{CH2}	Chip Enable Hold Time	0			ns	
t_{WR2}	Write Recovery Time	0			ns	
t_{DH2}	Data Hold Time	0			ns	

NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

A.C. Characteristics for 2112A-4

READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	450			ns	$t_r, t_f = 20\text{ns}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			450	ns	
t_{CO}	Chip Enable To Output Time			310	ns	
t_{CD}	Chip Enable To Output Disable Time	0		260	ns	
t_{OH}	Previous Read Data Valid After Change of Address	40			ns	

WRITE CYCLE #1 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC1}	Write Cycle	320			ns	$t_r, t_f = 20\text{ns}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW1}	Address To Write Setup Time	20			ns	
t_{DW1}	Write Setup Time	300			ns	
t_{WP1}	Write Pulse Width	300			ns	
t_{CS1}	Chip Enable Setup Time	0			ns	
t_{CH1}	Chip Enable Hold Time	0			ns	
t_{WR1}	Write Recovery Time	0			ns	
t_{DH1}	Data Hold Time	0			ns	
t_{CW1}	Chip Enable to Write Setup Time	300			ns	

WRITE CYCLE #2 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC2}	Write Cycle	580			ns	$t_r, t_f = 20\text{ns}$ $V_{IN} = +0.65\text{V}$ to $+2.2\text{V}$ Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW2}	Address To Write Setup Time	20			ns	
t_{DW2}	Write Setup Time	300			ns	
t_{WD2}	Write To Output Disable Time	260			ns	
t_{CS2}	Chip Enable Setup Time	0			ns	
t_{CH2}	Chip Enable Hold Time	0			ns	
t_{WR2}	Write Recovery Time	0			ns	
t_{DH2}	Data Hold Time	0			ns	

NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.