TOSHIBA MOS MEMORY PRODUCTS

TMM24256AP/AF 32.763 WORD \times 8 BIT ONE TIME PROGRAMMABLE READ ONLY MEMORY TMM24256AP/AF SILICON STACKED GATE MOS

DESCRIPTION

The TMM24256AP/AF is a 32,768 word \times 8 bit one time programmable read only memory, and molded in a 28 pin plastic Package.

The TMM24256AP/AF's access time is 200ns and has low power standby mode which reduces the power dissipation without increasing access time.

FEATURES

• Fast access time: 200ns Low power dissipation Active: 100mA Standby: 30mA • Single 5V power supply

• Full static operation

High speed programming mode

PIN CONNECTION

r	 ,		ı
VPPC	1	28	vcc.
A12	2	27	A14
A7 C	3	26	A13
A6[4	25	BA 🗖
А5ф	5	24	A 9
A4 C	6	23	A11
A3C	7	22	ŌĒ
A2 [8	21	A 10
Ald	9	20	DE
AOD	10	19	07
00Д	11	18	06
01	12	17	05
osd	13	16	104
GND	14	15	03
ı			J

PIN NAMES

$A_0 \sim A_{14}$	Address Inputs
$O_0 \sim O_7$	Outputs (Inputs)
CE	Chip Enable Input
ŌE	Output Enable Input
VPP	Program Supply Voltage
Vac	Power Supply Voltage (+5V)
GND	Ground

The electrical characteristics and programming method are the same as U.V. EPROM TMM27256AD's.

Once programmed, the TMM24256AP/AF can not be erased because of using plastic DIP without transparent window.


• Inputs and outputs TTL compatible

 Pin compatible with ROM TC53257P, TMM23256P. EPROM TMM27256D/AD and TC57256D

• Standard 28 pin DIP plastic package: TMM 24256AP : TMM24256AF

Plastic Flat Package

BLOCK DIAGRAM



MODE SELECTION

PIN MODE	CE (20)	OE (22)	V _{PP} (1)	Vcc (28)	$O_0 \sim O_7$ (11~13, 15~19)	POWER
Read	Ł	L.			Data Out	Active
Output Deselect	*	Н	5V	5V	High Impedance	Active
Standby	Н	*			High Impedance	Standby
Program	L.	Н			Data In	
Program Inhibit	Н	H	12.5V	6V	High Impedance	Active
Program Verify	*	L			Data Out	

* Horl

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	Power Supply Voltage	-0.6~7.0	V
Vpp	Program Supply Voltage	-0.6~14.0	V
VIN	Input Voltage	-0.6~7.0	V
V1/0	Input/Output Voltage	-0.6~7.0	V
Pp	Power Dissipation	1.0/0.6*	W
TSOLDER	Soldering Temperature · Time	260 · 10	°C·sec
Tsrg.	Storage Temperature	-55~150	°C
TOPR.	Operating Temperature	0~70	°C

^{* :} Plastic Flat Package

READ OPERATION

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.0	_	Vcc+1.0	V
VIL	Input Low Voltage	-0.3	_	0.8	V
Vcc	Vcc Power Supply Voltage	4.75	5.00	5.25	V
VPP	VPP Power Supply Voltage	2.0	Vcc	Vcc +0.6	V

D. C. and OPERATING CHARACTERISTICS (Ta= $0\sim70^{\circ}$ C, Vcc=5V $\pm5\%$,)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lu	Input Current	V _{IN} =O~V _{CC}		_	±10	μΑ
lcc1	Supply Current (Standby)	CE=V _{IH}			30	mA
lcc2	Supply Current (Active)	CE=V _{IL}		-	100	mA
Vcн	Output High Voltage	$I_{OH} = -400\mu A$	2.4			V
Vol	Output Low Voltage	lot = 2.1 mA			0.4	V
ler i	VPP Current	V _P =0~V _{CC} +0.6V			±10	μΑ
ILO	Output Leakage Current	V _{OUT} =0.4V~V _{CC}		-	±10	μΑ

A. C. CHARACTERISTICS

 $Ta = 0 \sim 70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 2.0V \sim V_{CC} + 0.6V$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
tacc	Address Access Time	CE=OE=VIL	_	200	ns
tce	CE to Output Valid	ΘE=V _{IL}	_	200	ns
tos	OE to Output Valid	CE=V _{IL}		70	ns
tor1	CE to Output in High-Z	ŌE≕ViŁ	0	60	ns
tor2	OE to Output in High-Z	CE=V _{IL}	0	60	ns
ton	Output Data Hold Time	CE = OE = ViL	0	_	ns

A. C. TEST CONDITIONS

Output Load

: 1 TTL Gate and CL=100pF

Input Pulse Rise and Fall Timesinput Pulse Levels

: 10ns Max. : 0.45V to 2.4V

Timing Measurement Reference Level


: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE * (Ta=25°C, f=1MHz)

SYMBOL.	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Cin	Input Capacitance	V _{IN} = OV		4	6	pF	
Соит	Output Capacitance	V ₀ υτ = 0 V		8	12	pF	

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



High speed PROGRAM OPERATION

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT
ViH	Input High Voltage	2.0		Vcc + 1 0	V
ViL	Input Low Voltage	-0.3		0.8	- -
Vcc	Vcc Power Supply Voltage	5.75	6.0	6.25	- -
Vpp	VPP Power Supply Voltage	12.0	12.5	13.0	

D. C. and OPERATING CHARACTERISTICS (Ta=25 \pm 5°C, V_{CC}=6V \pm 0.25V, V_{PP}=12.5V \pm 0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
lu l	Input Current	V _{IN} =O~V _{CC}		_	±10	<u>μ</u> Α
Voн	Output High Voltage	$I_{OH} = -400 \mu A$	2 4			——————————————————————————————————————
Vol	Output Low Voltage	IoL=2.1mA		_	0.4	
lcc	Vcc Supply Current	_			120	mA
IPP2	V _{PP} Supply Current	V _{PP} =13.0V			50	mA

A. C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, Vcc=6V±0.25V, Vpp=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time	Walter	2			μS
tah	Address Hold Time	_	2			μS
tces	CE Setup Time	_	0			ns
t ceh	CE Hold Time		0		<u> </u>	ns
toes	OE Setup Time	_	2			μS
tos	Data Setup Time	_	2		-	μS
tрн	Data Hold Time	_	2			μS
tves	V _{PP} Setup Time	-	2			μS
tvcs	Vcc Setup Time		2			μs
tpw	Initial Program Pulse Width	CE=VIL, OE=VIH	0.95	1.0	1.05	ms
topw	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
toe	OE to Output Valid	CE=V _{IH}			150	ns
tore	OE to Output in High-Z	CE=V _{IH}			130	ns

A. C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_I(100pF)


Input Pulse Rise and Fall Times
 Input Pulse Levels
 ∴ 10ns Max.
 ∴ 0.45V to 2.4V

• Timing Measurement Reference Level : Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may very as a function of the counter value X.

TIMING WAVEFORMS (HIGH SPEED PROGRAM)

 $(V_{CC}=6V\pm0.25V, V_{PP}=12.5V\pm0.5V)$



Note: 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .

- 2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5V$ may cause permanent damage to the device.
- 3. The V_{PP} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{PP} terminal.

When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TMM24256AP/AF's six operation modes are listed in the following table. Mode selection can be

achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES(NUMBER)	CE (20)	OE (22)	V _{PP} (1)	Vcc (28)	$O_0 - O_7$ (11 ~ 13, 15 ~ 19)	POWER
Read Operation	Read	L	L			Data Out	Active
$(Ta = 0 \sim 70^{\circ}C)$	Output Deselect	*	Н	5V	5V	High Impedance	Active
(Ia – U ~ 70 C)	Standby	Н	*			High Impedance	Standby
Program Operation	Program	L	Н			Data In	Active
(Ta=25±5°C)	Program Inhibit	Н	Н	12.5V	6V	High Impedance	Active
	Program Verify	*	L			Data Out	Active

Note: H; ViH, L; VII, *; VIH or VIL

READ MODE

The TMM24256AP/AF has two control functions. The chip enable $(\overline{\text{CE}})$ controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection.

Assuming the $\overline{CE} = \overline{OE} = V_{1L}$, the output data is valid at the outputs after address access time from

stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (tce) is equal to the address access time (tacc).

Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that \overline{CE} =ViH or \overline{OE} =ViH, the outputs will be in a high impedance state. So two or more TMM24256AP/AF's can be connected together on a

common bus line.

When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM24256AP/AF has a low power standby mode controlled by the CE signal. By applying a high level to the CE input, the TMM24256AP/AF is placed in the standby mode which reduce the oper-

ating current to 30mA from 100mA (about 70% reduction) and then the outputs are in a high impedance state, independent of the OE inputs.

The verify is accomplished with OE at VIL and CE at

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

VIH OF VIL.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (± 12.5V) is applied to V_{PP} terminal, a TTL high level CE input inhibits the TMM24256AP/AF from being programmed.

Programming of two or more TMM24256AP/ AF's in parallel with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ and $\overline{\text{OE}}$ may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGMAMMING MODE

The device is set up in the high speed programming mode when the programming voltage (± 12 . 5V) is applied to the V_{PP} terminal with V_{CC}=6V.

The programming is achieved by applying a single TTL low level 1ms pulse the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then pro-

grammed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM24256AP/AF which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM24256AP/AF by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is

applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH}. These two codes possess an odd parity with the parity bit of MSB (O7).


The following table shows electric signature of TMM24256AP/AF.

PINS	S A ₀	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	Oı	O ₀	HEX.
SIGNATURE	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	Viн	0	1	0	1	0	1	0	0	54


Notes: $A9 = 12V \pm 0.5V$

A1~A8, A10~A14, CE, OE=VIL

HIGH SPEED PROGRAM MODE FLOW CHART




OUTLINE DRAWINGS (TMM24256AP)



Note: 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

- 2. This value is measured at the end of leads.
- 3. All dimensions are in millimeters.

OUTLINE DRAWINGS (TMM24256AF)



Note: Lead picth is 1.27 and to erance is ±0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

Toshiba does not assume any responsibility for use of any circuitry described: no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

C May, 1986 Toshiba Corporation