National Semiconductor

NM25C040 4096-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI[™]) Synchronous Bus)

General Description

The NM25C040 is a 4096-bit serial interface CMOS EEPROM with a SPI compatible serial interface. The NM25C040 is designed for data storage in applications requiring both nonvolatile memory and in-system data updates. This EEPROM is well suited for applications using the 68HC11 series of microcontrollers that support the SPI interface for high speed communication with peripheral devices via a serial bus to reduce pin count. The NM25C040 is implemented in National Semiconductor's floating gate CMOS process that provides superior endurance and data retention.

The serial data transmission of this device requires four signal lines to control the device operation: Chip Select (CS), Clock (SCK), Serial Data In (SI), and Serial Data Out (SO). All programming cycles are completely self-timed and do not require an erase before WRITE.

BLOCK WRITE protection is provided by programming the STATUS REGISTER with one of four levels of write protection. Additionally separate write enable and write disable instructions are provided for data protection.

Hardware data protection is provided by the WP pin to protect against accidental data changes. The HOLD pin allows the serial communications to be suspended without resetting the serial sequence.

Features

- 2.1 MHz clock rate
- 4096 bits organized as 512 x 8
- Multiple chips on the same 3-wire bus with separate chip select lines
- Self-timed programming cycle
- Simultaneous programming of 1 to 4 bytes at a time
- Status register can be polled during programming to monitor READY/BUSY
- Write Protect (WP) pin and write disable instruction for both hardware and software write protection
- Block write protect feature to protect against accidental writes
- Endurance: 10⁶ data changes
- Data retention greater than 40 years
- Packages available: 8-pin DIP, 8-pin SO or 8-pin TSSOP



SPI™ is a trademark of Motorola. Inc.

© 1996 National Semiconductor Corporation TL/D/12401 RRD-B30M96/Printed in U. S. A.

http://www.national.com

(Serial Peripheral Interface NM25C040 4096-Bit Serial CMOS (SPI) Synchronous EEPROM Bus

August 1996



Standard Voltage 4.5 \leq V_{CC} \leq 5.5V Specifications

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Ambient Storage Temperature -65°C to +150°C All Input or Output Voltages

with Respect to Ground	+ 6.5V to $-$ 0.3V
Lead Temperature	
(Soldering, 10 seconds)	+ 300°C
ESD Rating	2000V

Operating Conditions

Ambient Operating Temperature NM25C040 NM25C040E NM25C040V Power Supply (V_{CC})

 0° C to $+70^{\circ}$ C -40° C to $+85^{\circ}$ C -40° C to $+125^{\circ}$ C 4.5V to 5.5V

DC and AC Electrical Characteristics $4.5V \le V_{CC} \le 5.5V$ unless otherwise specified

Symbol	Parameter	Part Number	Conditions	Min	Мах	Units
Icc	Operating Current	NM25C040	$\overline{\text{CS}} = V_{\text{IL}}$		3	mA
I _{CCSB}	Standby Current		$\overline{\text{CS}} = \text{V}_{\text{CC}}$		50	μΑ
IIL	Input Leakage		$V_{IN} = 0$ to V_{CC}	-1	+ 1	μΑ
I _{OL}	Output Leakage	NM25C040	$V_{OUT} = GND$ to V_{CC}	-1	+1	μΑ
V _{IL}	Input Low Voltage			-0.3	0.3*V _{CC}	V
VIH	Input High Voltage			0.7*V _{CC}	V _{CC} +0.3	V
V _{OL}	Output Low Voltage	NM25C040	I _{OL} = 1.6 mA		0.4	V
V _{OH}	Output High Voltage		$I_{OH} = -0.8 \text{ mA}$	$V_{CC} - 0.8$		V
f _{OP}	SCK Frequency	NM25C040 NM25C040E			2.1 1	MHz
t _{RI}	Input Rise Time				2.0	μs
t _{FI}	Input Fall Time				2.0	μs
t _{CLH}	Clock High Time	NM25C040 NM25C040E	(Note 2)	190 410		ns

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
t _{CLL}	Clock Low Time	NM25C040	(Note 2)	190		ns
t _{CSH}	Minimum CS High Time	NM25C040	(Note 3)	240		ns
t _{CSS}	CS Setup Time Time	NM25C040		240		ns
t _{DIS}	Data Setup Time	NM25C040		100		ns
t _{HDS}	HOLD Setup Time			90		ns
t _{CSN}	CS Hold Time	NM25C040		240		ns
t _{DIN}	Data Hold Time			100		ns
t _{HDN}	HOLD Hold Time			90		ns
t _{PD}	Output Delay	NM25C040	$C_L = 200 pF$		240	ns
t _{LZ}	HOLD Output Low Z	NM25C040			100	ns
t _{DF}	Output Disable Time	NM25C040	$C_L = 200 pF$		240	ns
t _{HZ}	HOLD to Output High Z	NM25C040			100	ns
t _{WP}	Write Cycle Time		1-4 Bytes		10	ms

Capacitance T_A = 25°C, f = 1 MHz

Symbol	Symbol Test		Max	Units
C _{OUT}	Output Capacitance	3	8	pF
C _{IN}	Input Capacitance	2	6	pF

AC Test Conditions

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The SCK frequency specification specifies a minimum clock period of 476 ns; therefore, in a SCK clock cycle, $t_{CLH} + t_{CLL}$ must be \geq 476 ns. For example, if $t_{CLL} = 190$ ns, then the minimum $t_{CLH} = 286$ ns in order to meet the SCK frequency specification.

Note 3: $\overline{\text{CS}}$ must be brought high for a minimum of 240 ns (t_{CSH}) between consecutive instruction cycles.

Low Voltage 2.7V \leq V_{CC} \leq 5.5V Specifications

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Ambient Storage Temperature -65° C to $+150^{\circ}$ C All Input or Output Voltages

with Respect to Ground	+6.5V to -0.3V
Lead Temperature	
(Soldering, 10 seconds)	+ 300°C
ESD Rating	2000V

Operating Conditions

Ambient Operating Temperature NM25C040L NM25C040LE NM25C040LV Power Supply (V_{CC})

 0° C to $+70^{\circ}$ C -40° C to $+85^{\circ}$ C -40° C to $+125^{\circ}$ C 2.7V to 5.5V

DC and AC Electrical Characteristics $4.5V \le V_{CC} \le 5.5V$ unless otherwise specified

Symbol	Parameter	Part Number	Conditions	Min	Мах	Units
Icc	Operating Current		$CS = V_{IL}$		3	mA
ICCSB	Standby Current	L LZ	$CS = V_{CC}$		10 1	μΑ
IIL	Input Leakage		$V_{IN} = 0$ to V_{CC}	-1	+1	μA
I _{OL}	Output Leakage		$V_{OUT} = GND$ to V_{CC}	-1	+1	μΑ
V _{IL}	Input Low Voltage			-0.3	0.3*V _{CC}	V
V _{IH}	Input High Voltage			0.7*V _{CC}	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	NM25C040 NM25C040E	$I_{OL} = 0.8 \text{ mA}$		0.4 0.4	v
V _{OH}	Output High Voltage		$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 0.8		V
f _{OP}	SCK Frequency				1	MHz
t _{RI}	Input Rise Time				2.0	μs
t _{FI}	Input Fall Time				2.0	μs
t _{CLH}	Clock High Time		(Note 2)	410		ns
t _{CLL}	Clock Low Time		(Note 2)	410		ns
t _{CSH}	Minimum CS High Time		(Note 3)	500		ns
t _{CSS}	CS Setup Time			500		ns
t _{DIS}	Data Setup Time			100		ns

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz

Symbol	mbol Test		Max	Units
COUT	Output Capacitance	3	8	pF
C _{IN}	Input Capacitance	2	6	pF



Output Load

Input Pulse Levels **Timing Measurement** $0.1 * V_{CC} - 0.9 * V_{CC}$

 $C_L = 200 \, pF$

Reference Level $0.3 * V_{CC} - 0.7 * V_{CC}$

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability.

Note 2: The SCK frequency specification specifies a minimum clock period of 476 ns; therefore, in an SCK clock cycle t_{CLH} + t_{CLL} must be greater than or equal to 476 ns. For example, if t_{CLL} = 190 ns, then the minimum t_{CLH} = 286 ns in order to meet the SCK frequency specification.

Note 3: $\overline{\text{CS}}$ must be brought high for a minimum of 240 ns (t_{CSH}) between consecutive instruction cycles. tcsн VIH cs $V_{|L}$ —^tcsn tcss VIH SCK ^tснн teri ٧_{II} t_{DIS} t_{din} SI VALID IN ^t₽D t_{PD} t_{DF} VALID OUT S0 V_{OL} - - - - -TL/F/12401-3 FIGURE 1. Synchronous Data Timing Diagram MASTER MCU NM25C040 DATA OUT (MOSI) SI DATA IN (MISO) S0 SERIAL CLOCK (SPICK) sck SSO cs SPI SS1 CHIP SS2 SI SELECTION SS3 S0 SCK CS SI S0 SCK CS SI S0 scк cs TL/F/12401-4 FIGURE 2. SPI Serial Interface Note: When connected to the SPI port of a 68HC11 microcontroller, the NM25C040 accepts a clock phase of 0 and a clock parity of 0.

Functional Description

MASTER: The device that generates the serial clock is designated as the master. The NM25C040 can never function as a master.

SLAVE: The NM25C040 always operates as a slave as the serial clock pin is always an input.

TRANSMITTER/RECEIVER: The NM25C040 has separate pins for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit is the first bit transmitted and received.

CHIP SELECT: The chip is selected when pin \overline{CS} is low. When the chip is not selected, data will not be accepted from pin SI, and the output pin SO is in high impedance.

SERIAL OP-CODE: The first byte transmitted after the chip is selected with \overline{CS} going low contains the opcode that defines the operation to be performed. In the READ and WRITE instructions the op-code also contains address bit A8.

PROTOCOL: When connected to the SPI port of a 68HC11 microcontroller, the NM25C040 accepts a clock phase of 0 and a clock polarity of 0. The SPI protocol for this device defines the byte transmitted on the SI and SO data lines for proper chip operation. See *Figure 3*.

HOLD: The Hold pin is used in conjunction with the \overline{CS} to select the device. Once the device is selected and a serial sequence is underway, HOLD may be forced low to suspend further serial communication with the device without resetting the serial sequences. Note that HOLD must be brought low while the SCK pin is low. The device must remain selected during this sequence. To resume serial communication HOLD is brought high while the SCK pin is low. Pins SI, SCK, and SO are at a high impedance state during HOLD. See *Figure 4.*



Functional Description (Continued)

TABL	ΕI
------	----

Instruction Name	Instruction Format	Operation
WREN	0000X110	Set Write Enable Latch
WRDI	0000X100	Reset Write Enable Latch
RDSR	0000X101	Read Status Register
WRSR	0000X001	Write Status Register
READ	0000A011	Read Data from Memory Array
WRITE	00004010	Write Data to Memory Array

Note: "A" represents MSB address bit A8.

"X" = don't care.

INVALID OP-CODE: After an invalid code is received, no data is shifted into the NM25C040, and the SO data output pin remains high impedance until new \overline{CS} falling edge re-initializes the serial communication. See *Figure 5*.



FIGURE 5. Invalid Op-Code

READ SEQUENCE (One or More Bytes): Reading the memory via the SPI link requires the following sequence. The \overline{CS} line is pulled low to select the device. The READ op-code (which includes A8) is transmitted on the SI line followed by the byte address (A7–A0) to be read. After this is done, data on the SI line becomes don't care. The data (D7–D0) at the address specified is then shifted out on the SO line. If only one byte is to be read, the \overline{CS} line can be pulled back to the high level. It is possible to continue the READ sequence as the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached (1FF), the address counter rolls over to lowest address (000) allowing the entire memory to be read in one continuous READ cycle. See *Figure 6*.

READ STATUS REGISTER (RDSR): The Read Status Register (RDSR) instruction provides access to the status register which is used to interrogate the READY/BUSY and WRITE ENABLE status of the chip, Two nonvolatile status register bits are used to select one of our levels of BLOCK WRITE PROTECTION. The status register format is shown in Table II.

TABLE II. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1	1	1	1	BP1	BP0	WEN	RDY

Status register Bit 0 = 0 ($\overline{\text{RDY}}$) indicates that the device is READY; Bit 0 = 1 indicates that a program cycle is in progress. Bit 1 = 0 (WEN) indicates that the device is not WRITE ENABLED; Bit 1 = 1 indicates that the device is WRITE ENABLED. Nonvolatile status register Bits 2 and 3 (BP0 and BP1) indicate the level of BLOCK WRITE PRO-TECTION selected. The block write protection levels and corresponding status register control bits are shown in Table III. Note that if a RDSR instruction is executed during a programming cycle only the $\overline{\text{RDY}}$ bit is valid. All other bits are 1s. See *Figure 7*.

TABLE III. Block Write Protection Levels

Level	Status Reg	ister Bits	Array Addresses
	BP1	BP0	Protected
0	0	0	None
1	0	1	180–1FF
2	1	0	100-1FF
3	1	1	000-1FF



Functional Description (Continued)

WRITE ENABLE (WREN): When V_{CC} is applied to the chip it "powers up" in the write disable state. Therefore, all programming modes must be preceded by a WRITE ENABLE (WREN) instruction. Additionally the \overline{WP} pin must be held high during a WRITE ENABLE instruction. At the completion of a WRITE or WRSR cycle the device is automatically returned to the write disable state. Note that a WRITE DIS-ABLE (WRDI) instruction or forcing the \overline{WP} pin low will also return the device to the write disable state. See *Figure 8*.



WRITE DISABLE (WRDI): To protect against accidental data disturbance the WRITE DISABLE (WRDI) instruction disables all programming modes. See *Figure 9*.



FIGURE 9. Write Disable

WRITE SEQUENCE: To program the device the WRITE PROTECT (\overline{WP}) pin must be held high and two separate instructions must be executed. The chip must first be write enabled via the WRITE ENABLE instruction and then a WRITE instruction must be executed. Moreover, the address of the memory location(s) to be programmed must be outside the protected address field selected by the Block Write Protection Level. See Table III. A WRITE command requires the following sequence. The \overline{CS} line is pulled low to select the device, then the WRITE op-code (which includes A8) is transmitted on the SI line followed by the byte address (A7–A0) and the corresponding data (D7–D0) to be written. Programming will start after the \overline{CS} pin is forced back to a high level. Note that the LOW to HIGH transition of the \overline{CS} pin must occur during the SCK low time immediately after clocking in the D0 data bit. See *Figure 10*.



The READY/BUSY status of the device can be determined by executing a READ STATUS REGISTER (RDSR) instruction, Bit 0 = 1 indicates that the WRITE cycle is still in progress and Bit 0 = 0 indicates that the WRITE cycle has ended. During the WRITE programming cycle (Bit 0 = 1) only the READ STATUS REGISTER instruction is enabled.

The NM25C040 is capable of a 4 byte PAGE WRITE operation. After receipt of each byte of data the two low order address bits are internally incremented by one. The seven high order bits of the address will remain constant. If the master should transmit more than 4 bytes of data, the address counter will "roll over", and the previously loaded data will be reloaded.

At the completion of a WRITE cycle the device is automatically returned to the write disable state.

If the \overline{WP} pin is forced low or the device is not WRITE enabled, the device will ignore the WRITE instruction and return to the standby state when \overline{CS} is forced high. A new \overline{CS} falling edge is required to re-initialize the serial communication. See *Figure 11*.



Functional Description (Continued)

WRITE STATUS REGISTER (WRSR): The WRITE STATUS REGISTER (WRSR) instruction is used to program the non-volatile status register Bits 2 and 3 (BP0 and B1). The WRITE PROTECT (\overline{WP}) pin must be held high and two separate instructions must be executed. The chip must first be write enabled via the WRITE ENABLE instruction and then WRSR instruction must be executed.

The WRSR command requires the following sequence. The $\overline{\text{CS}}$ line is pulled low to select the device and then the WRSR op-code is transmitted on the SI line followed by the data to be programmed. See *Figure 12*.

Note that the first four bits are don't care bits followed by BP1 and BP0 then two additional don't care bits. Programming will start after the $\overline{\text{CS}}$ pin is forced back to a high level. As in the WRITE instruction the LOW to HIGH transition of the $\overline{\text{CS}}$ pin must occur during the SCK low time immediately after clocking in the last don't care bit. See *Figure 13*.

The READY/BUSY status of the device can be determined by executing a READ STATUS REGISTER (RDSR) instruction. Bit 0 = 1 indicates that the WRSR cycle is still in progress and Bit 0 = 0 indicates that the WRSR cycle has ended.

At the completion of a WRSR cycle the device is automatically returned to the write disable state.





NM25C040 4096-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor_relations/pr_09_23_2011_national_semiconductor.html

This file is the datasheet for the following electronic components:

NM25C040 - http://www.ti.com/product/nm25c040?HQS=TI-null-null-dscatalog-df-pf-null-wwe