

FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY


- * Access Time -- 270 ns max.
- * Read, Write Cycle Times 470 ns max.
 - * Refresh Period -- 2 ms
- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal – Chip Enable
- TTL Compatible -- All Address,
 Data, Write Enable,
 Chip Select Inputs
- Read-Modify-Write Cycle Time -- 590 ns

- Address Registers
 Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel 8107B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 8107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 8107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 8107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 8107B.



Absolute Maximum Ratings*

Temperature Under Bias	70°C
Storage Temperature	150°C
All Input or Output Voltages with Respect to the most Negative Supply Voltage, VBB +25V to	-0.3V
Supply Voltages VDD, VCC, and VSS with Respect to V88	-0.3V
Power Dissipation	1.25W

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

 $T_{A} = 0^{\circ} C$ to $70^{\circ} C$, $V_{DD} = +12 V \pm 5\%$, $V_{CC} = +5 V \pm 5\%$, $V_{B8} [1] = -5 V \pm 5\%$, $V_{SS} = 0 V$, unless otherwise noted.

Sumbal		Limits				
Symbol	Parameter	Min.	Тур.[2]	[2] Max.	Unit	Conditions
ILI	Input Load Current (all inputs except CE)		.01	10	μА	VIN = VIL MIN to VIH MAX
1LC	Input Load Current	1	.01	10	μА	VIN * VIL MIN to VIH MAX
IILOI	Output Leakage Current for high impedance state		.01	10	μА	$CE = V_{ILC}$ or $\overline{CS} = V_{IH}$ $V_{O} = 0V$ to 5.25V
lDD1	V _{DD} Supply Current during CE off ^[3]		110	200	μА	CE = -1V to +,6V
l _{DD2}	V _{DD} Supply Current during CE on		80	100	mA	CE = V _{IHC} , T _A = 25°C
DD AV1	Average V _{DD} Current		55	80	πА	Cycle time=470ns, 10 = 300ns
DD AV2	Average V _{DD} Current		27	40	mA	t _{CE} = 300ns Cycle time = 1000ns, t _{CE} = 300ns
I _{CC1} [4]	V _{EC} Supply Current during CE off		.01	10	μА	CE = V _{ILC} or \overline{CS} = V _{IH}
lee	VBB Supply Current		5	100	μΑ	
VIL	Input Low Voltage	-1.0		0.6	V	t _T = 20ns - See Figure 4
VIH	Input High Voltage	2.4		Vcc+1	V	
VILC	CE Input Low Voltage	-1.0		+1.0	٧	"
ViHC	CE Input High Voltage	V _{DD} -1	<u> </u>	V _{DD} +1	V	****
VOL	Output Low Voltage	0.0		0.45	V	I _{OL} = 2.0mA
Voh	Output High Voltage	2.4		Vcc	V	1 _{OH} = -2.0mA

NOTES.


The only requirement for the sequence of applying voltage to the device is that V_{DD}, V_{CC}, and V_{SS} should never be .3V more negative than V_{SB}.


^{2.} Typical values are for T_A = 25°C and nominal power supply voltages.

^{3.} The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

During CE on V_{CC} supply current is dependent on output loading, V_{CC} is connected to output buffer only.







NOTES: 1. For Refresh cycle row and column addresses must be stable before tag and remain stable for entire tag period.

- 2. V_{FL} MAX is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{FN} .
- 3. VIH MIN is the reference level for measuring timing of the addresses, CS, WE, and DIN.
- 4. VSS +2.0V is the reference level for measuring timing of CE.
- 5. VDD -2V is the reference level for measuring timing of CE.
- 6. V_{SS} +2.0V is the reference level for measuring the timing of $\overline{D_{OUT}}$.
- 7. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

A. C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 5\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 5\%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V_{SS} = 0V, unless otherwise noted.

Symbol	Parameter	Min.	Max.	Unit	Conditions
tREF	Time Between Refresh		2	ms	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
t _{AC}	Address to CE Set Up Time	0	-	ns	tAC is measured from end of address transition
tAH	Address Hold Time	100		пъ	
tcc	CE Off Time	130		ns	
t _T	CE Transition Time	10	40	ns	
¹ CF	CE Off to Output	0		ns.	
	High Impedance State				

READ CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
tcy	Cycle Time	470	:	ns i	t _T = 20ns
^t CE	CE On Time	300	4000	ns	
tco	CE Output Delay	•	250	ns	C _{bad} - 50pF, Load = One TTL Gate,
TACC	Address to Output Access		270	ns	Ref = 2.0V.
twL	CE to WE	0	·	ns	tACC = tAC + tCO + 1TT
twc	WE to CE on	0	· · · · ·	r\s	

WRITE CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
tcy	Cycle Time	470	•	ns	1 _T = 20ns
t _{CE}	CE On Time	300	4000	ns	
t _W	WE to CE Off	150		п5	
tcw	CE to WE	150		пя	
t _{DW} [2]	D _{IN} to WE Set Up	0		ns	
tон	D _{IN} Hold Time	0	 .	ns	
twp	WE Pulse Width	50	T	ns	

Read Modify Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Conditions
^t BWC	Read Modify Write(RMW) Cycle Time	590		пş	t ₇ = 20ns
t _{CRW}	CE Width During RMW	420	4000	ns	
¹wc	WE to CE on	0		ns	
tw	WE to CE off	150		ns :	C oad = 50pF, Load = One TTL Gate,
t _{WP}	WE Pulse Width	50		ns :	Ref = 2.0V
tow	D _{IN} to WE Set Up	0		ns :	
t _{DH}	D _{IN} Hold Time	0		ns	
tco	CE to Output Delay		250	ns	
t _{ACC}	Access Time		270	715	tace = tac + tco + ftT

Typical Characteristics

Fig. 1. IDD AV VS. TEMPERATURE




Fig. 3. IDD2 VS, TEMPERATURE




Fig. 5. TYPICAL IOH VS. VOH




Fig. 7. TYPICAL REFRESH VS. TEMPERATURE




Fig. 2. TYPICAL IDD AVERAGE VS. CYCLE TIME




Fig. 4. TYPICAL VIL MAX VS. CE RISE TIME




Fig. 6. TYPICAL IOL VS. VOL






Fig. 8. TYPICAL ACCESS TIME VS. TEMPERATURE



Read Modify Write Cycle [1]

Symbol	Paremeter	Min.	Max.	Unit	Conditions
^t RWC	Read Modify Write(RMW) Cycle Time	590		ns	t _T = 20ns
t _{CRW}	CE Width During RMW	420	3000	ns	
t wc	WE to CE on	0		ns	
t _w	WE to CE off	150		ns	C _{load} = 50pF, Load = One TTL Gate,
twe	WE Pulse Width	50		ns	Ret = 2.0V
tow	D _{IN} to WE Set Up	0		2n	
t _{DH}	D _{IN} Hold Time	0		ns	
tco	CE to Output Delay		250	ns	
TACC	Access Time		270	ns	tacc = tac + tco + 1tT


(Numbers in parentheses are for minimum cycle timing in ns.)



NOTES:

- 1. A.C. characteristics are guaranteed only if cumulative CE on time during tREF is <65% of tREF. For continuous flead-Modify-Write operation, too and tawo should be increased to at least 185ns and 645ns, respectively.
- 2. VIL MAX is the reference level for measuring timing of the addresses, CS, WE, and DIN.
- 3. V_{EH} MIN is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{EN} .
- 4. VSS +2.0V is the reference level for measuring timing of CE.
- 5. VDD -2V is the reference level for measuring timing of CE.
- 8. V_{SS} +2.0V is the reference level for measuring the timing at $\overline{D_{OUT}}$. WE must be at V_{1H} until end of tCO.
- 8. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

Typical Current Transients vs. Time



Applications

Refresh

The 8107B-4 is refreshed by either a read cycle, write cycle, or read-modify write cycle. Only the selected row of memory array is refreshed. The row address is selected by the input signals A_0 thru A_5 . Each individual row address must receive at least one refresh cycle within any two milliseconds time period.

If a read cycle is used for refreshing, then the chip select input, \overline{CS} , can be a logic high or a logic low. If a write cycle or read-modify write cycle is used to refresh the device, then \overline{CS} must be a logic high. This will prevent writing into the memory during refresh.

Power Dissipation

The operating power dissipation of a selected device is the sum of $V_{DD} \times I_{DDAV}$ and $V_{BB} \times I_{BB}$. For a cycle of 400ns and t_{CE} of 230ns typical power dissipation is 456mW.

Standby Power

The 8107B-4 is a dynamic RAM therefore when $V_{CE} = V_{ILC}$ very little power is dissipated. In a typical system most devices are in standby with V_{CE} at V_{ILC} . During this time only leakage currents flow (i.e., I_{DD1} , I_{CC1} , I_{BB} , I_{LO} , I_{L1}). The power dissipated during this inactive period is typically 1.4mW. The typical power dissipation required to perform refresh during standby is the refresh duty cycle, 1.3%, multiplied by the operating power dissipation, or 5.9mW. The total power dissipation during standby is then 7.3mW typical.

System Interfaces and Filtering

On the following page is an example of a 16K x 8 bit memory system. Device decoding is done with the CE input. All devices are unselected during refresh with CS. It is recommended that $1\mu\text{F}$ high frequency, low inductance capacitors be used on double sided boards. V_{CC} to V_{SS} decoupling is required only on the devices located around the periphery of the array. For each 36 devices a $100\mu\text{F}$ tantalum or equivalent capacitor should be placed from V_{DD} to V_{SS} close to the array.

SILICON GATE MOS 8107B-4

Typical System

Below is an example of a $16K \times 8$ bit memory circuit. Device decoding is done with the CE input. All devices are unselected during refresh with CS input. The 8210, 8205 and 8212 are standard Intel products.

