

SAMSUNG SEMICONDUCTOR,INC. `

KM6816 996267

2.048 × 8 BIT CMOS STATIC RAM

GENERAL DESCRIPTION

The KM6816 is a 2048 word by 8 bit static random access memory fabricated with Samsung's high performance CMOS silicon-gate technology.

The KM6816 design has been optimized for high performance applications, such as microcomputer systems, where fast access time and ease of use are required.

The KM6816 has an output enable pin for precise control of the data outputs. It also has a chip enable pin for the minimum current power down mode. It is particularly well suited for battery backup novolatile memory applications.

The KM6816 is fully static and may be maintained in any state indefinitely. All inputs and outputs are TTL compatible. It operates on a single +5 volt supply. It is available in a standard 24-pin DIP with the Jedec Standard pinout and is also compatible with 2K×8 EPROM and ROM pinouts.

FEATURES


- · Industry standard 24 pin DIP.
- andle With Care BI-Single +5V±10% power supply
- Low standby power: 55µW (max)
- Performance range

TYPE	t _{AA}	toE	tRC	UNIT
KM6816-15	150	75	150	ns
KM6816-20	200	100	200	ns


M6816, 2048 BIT CMOS STATIC RAM

- · No clock or Timing Strobe Required
- Standard 16K EPROM/ROM Compatible
- Directly TTL compatible
- Equal access and cycle time
- Three-State data output

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



A ₀ -A ₁₀	Address Input
DQ ₀ -DQ ₇	Data Input/Output
W	Write Enable
G	Output Enable
E	Chip Enable
Vcc	Power (+5V)
V _{SS}	Ground

SAMSUNG SEMICONDUCTOR, INC. and SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., Ltd., reserve the right to change products and specifications without notice. This information does not convey any license under patent rights of SAMSUNG SEMICONDUCTOR, INC. and SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., Ltd.

ABSOLUTE MAXIMUM RATINGS (See Note)

RATING	SYMBOL	VALUE	UNITS
Voltage on Any Pin Relative to VSS	V _{IN,} V _{OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.3 to +7.0	V
Operating Temperature	TOPR	0 to +70	•€
Storage Temperature	TSTG	-55 to +150	•€
Power Dissipation	PD	1.0	W

NOTE: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	4.5	5.0	5.5	×
Operating Temperature	T _{OPR}	0	25	+70	•℃
Input High Voltage, all Inputs	V _{IH}	2.2	\	V _{CC} +0.3	
Input Low Voltage, all Inputs	V _{IL}	-0.3		0.8	

DC CHARACTERISTICS (TA=0°C to 70°C, VCC=5V±10%, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OPERATING POWER SUPPLY CURRENT	I _{CC1}	E=V _{IL} , I _{I/O} =O mA (G=V _{IH})		15	30	mA
AVERAGE OPERATING CURRENT	I _{CC2}	Min Cycle Duty =100%		25	(mA
STANDBY POWER SUPPLY CURRENT	Isa	E=V _{CC} other pins OV to V _{CC}			3	μA
Input Leakage Current	կլ	V _{IN} =OV to V _{CC}			1.0	μA
Output Leakage Current	loL	E=V _{IH} , V _{I/O} =OV to V _{CC}			1.0	μА
Output High Voltage	V _{OH}	l _{OH} = ~1.0 mA	2.4	_		>
Output Low Voltage	Vol	I _{OL} =2.1 mA		-	0.4	V

TRUTH TABLE

G 1	W	MODE	DQ PIN	REF. CYCLE
x	×	NOT SELECTED	HIGH Z	STANDBY
	н	READ	Q	READ CYCLE
. 		WRITE	D	WRITE CYCLE (1)
-		WRITE	D	WRITE CYCLE (2)
	G X L L	G W X X L H L L H L	X X NOT SELECTED L H READ	X X NOT SELECTED HIGH Z L H READ Q L L WRITE D

CAPACITANCE (TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS
Input Capacitance	C _{IN}	V _I =OV	_	_	5	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =OV			8	pF

NOTES: This parameter is periodically sampled and not 100% tested.

AC CHARACTERISTICS (TA=0°C to 70°C, VCC=5V±10% unless otherwise specified.)

TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	$V_{IH} = 2.2V, V_{IL} = 0.8V$
Input Rise and Fall Time	10 ns
Input/Output Timing Level	1.5V
Output Load	100pF+1TTL

READ CYCLE

	SYME	BOL	KM6816-15		KM6816-20		UNIT
PARAMETER	ALTERNATE	*STANDARD	MIN	MAX	MIN	MAX	0
Read Cycle Time	tBC	TAVAV	150		200		ns
Address Access Time	†AA	TAVQV		150		200	ns
Chip Enable Access Time	tACS	TELQV		150		200	ns
Output Low Z from E	tCLZ	TELQX	15		20		ns
Output Enable to Output Valid	toE	TGLQV		75		100	ns
Output Low Z from E	toLZ	TGLQX	15		20		ns
Output High Z from G	tonz	TGHQZ	0	50	0	60	ns
Output High Z from E	tCHZ	TEHQZ	0	50	0	60	ns
Output Hold from Address Change	t _{OH}	TAVQX	15		20		ns

WRITE CYCLE

	SYME	BOL	KM6816-15		KM6816-20		UNIT	
PARAMETER	ALTERNATE	*STANDARD	MIN	MAX	MIN	MAX		
White Cycle Time	twc	TAVÁV	150		200		ns	
Chip Enable Low to W High	tcw	TELWH	110		135		ns	
Address Valid to End of Write	1 _{AW}	TAVWH	110		135		ns	
Address Set Up Time	tas	TAVWL	0		5		ns	
Write Pulse Width	t _{WP}	TWLWH	110		140		ns	
Write Recovery Time	twn	TWHAX	20		35		ns	
Write to Output in High Z	twnz	TWLQZ		40		60	ns	
Data Set-Up Time	t _{DW}	TDVWH.,	(70)		- (-80)		ns	
Data Hold from Write	tон	TWHDX	10		10		ns	
Write High to Output Valid	tow	TWHQV	15		20		ns	
Output High Z from G	tonz	TGHQZ		40		60	ns	

See notes on following page

* Those symbols described in IEEE Std, 662-1980: IEEE Standard Terminology for Semiconductor memory.



- NOTES:

 1. A write operation occurs during the time (tWP) when both E and W are low.

 2. twp is measured from the earlier of E and W going high at the end of the Write Cycle.


 3. During this period the DQ pins are in the output low-Z state. Input signals of opposite phase to the output must not be ap-
- plied during this time because buss contention can occur.


 4. If the \overline{E} high to low transition occurs simultaneously with or after the \overline{W} high to low transition, the output will remain in the
- high impedance state.

 5. If E is low during this period, the DQ pins are in the output low-Z state. Input signals of opposite phase to the output must not be applied during this time because buss contention can occur.

TIMING DIAGRAMS


READ CYCLE





LOW VOLTAGE DATA HOLD CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Data Retention Voltage	V _{DR}	V _{IN} =OV to V _{CC} , V _{CS} =V _{CC}	2.0		5.5	
Data Retention Current	IDR	V _{CC} = 2.0V V _{IN} = OV to V _{CC} , V _{CS} = V _{CC}			10	μΑ
Data Retention Set-Up Time	t _{SDR}		0_			ns
Data Retention Hold Time	tada		t _{RC}			ns



NOTES

Circuit diagrams utilizing SAMSUNG and/or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG and/or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., or others. SAMSUNG and/or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., reserve the right to change device specifications.



5150 Great America Parkway Santa Clara, California 95054 Telephone 408/980-1630 Telex: 339544 KORSEM SNTA

Printed in USA Copyright 1985 O5M CD685