DS05-10156-4E

MEMORY CMOS 256K × 16 BIT FAST PAGE MODE DYNAMIC RAM

MB814260-60/-70

CMOS 262,144 \times 16 BIT Fast Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB814260 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB814260 features a "fast page" mode of operation whereby high-speed access of up to 512×16-bits of data can be selected in the same row. The MB814260-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB814260 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

■ ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	—	50	mA
Storage Temperature	Тѕтс	-55 to +125	٥C
Temperature under Bias	TBIAS	0 to +70	٥C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ PRODUCT LINE & FEATURES

Parar	neter	MB814260-60	MB814260-70		
RAS Access Time		60 ns max.	70 ns max.		
CAS Access Time		20 ns max.	20 ns max.		
Address Access Time		30 ns max. 35 ns max			
Random Cycle Time		110 ns max. 125 ns min.			
Fast Page Mode Cycle Tin	ne	40 ns min. 45 ns min.			
Low Dower Dissinction	Operating current	523 mW max.	462 mW max.		
Low Power Dissipation	Standby current	11 mW max. (TTL level)/5.	5 mW max. (CMOS level)		


- 262,144 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL comaptible
- 512 refresh cycles every 8.2 ms
- + 9 rows \times 9 columns, addressing scheme
- 1WE / 2CAS
- Early Write or OE controlled Write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

PACKAGE



Package and Ordering Information

- 40-pin plastic (400 mil) SOJ, order as MB814260-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814260-xxPFTN
- 44-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB814260-××PFTR



■ CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, A ₀ to A ₈		—	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2		7	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	—	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS

		40-Pin SOJ: (TOP VIEW)	
			_
	1	40	
DQ1	2	39	DQ16
DQ2	3	38	DQ ₁₅
DQ3 🗖	4	37	DQ14
DQ4	5	36	DQ13
Vcc	6	35	Vss
DQ5	7	34	DQ12
DQ6 🗖	8	33	DQ11
DQ7 🗖	9	32	DQ10
DQ8 🗖	10	31	DQ9
NC.	11	30	NC.
NC.	12	29	LCAS
WE	13	28	UCAS
RAS 🗖	14	27	D OE
NC. 🗖	15	26	A 8
Ao 🗖	16	25	A 7
A1 🗖	17	24	A 6
A2	18	23	A 5
Аз 🗖	19	22	A 4
Vcc 🗖	20	21	Vss

Designator	Function
A₀ to Aଃ	Address inputs.row: A_0 to A_8 column: A_0 to A_8 refresh: A_0 to A_8
RAS	Row address strobe.
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
OE	Output enable.
DQ1 to DQ16	Data Input/ Output
Vcc	+5 volt power supply.
Vss	Circuit ground.



■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	1	Vcc	4.5	5.0	5.5	V	
Supply vollage		Vss	0	0	0	V	
Input High Voltage, all inputs	1	Vін	2.4	—	6.5	V	0°C to +70°C
Input Low Voltage, all inputs(*)	1	VIL	-0.3	—	0.8	V	
Input Low Voltage, DQ(*)	1	Vild	-0.3	_	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 5. First, nine row address bits are input on pins A₀-through-A₈ and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are the flow-through type; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address to start select operation of the column decode. Therefore, to have correct data within t_{RAC}, the column address should be input within t_{RAD}(max.). If t_{RAD} > t_{RAD} (max.), the access time is the later one of either t_{AA} or t_{CAS}.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data are ignored. When an early write cycle is executed, the output buffers stay in a high-impedance state during the cycle.

DATA INPUT

Input data are written into memory in either of three basic ways—the early write cycle, the \overline{OE} (delayed) write cycle, and the read-modify-write cycle. The falling edge of WE or LCAS/UCAS, whichever is later, serves as the input data-latch strobe. In the early write cycle, the input data of DQ₁-DQ₈ are strobed by LCAS and DQ₉-DQ₁₆ are strobed by UCAS and the setup/hold times are referenced to each falling edge of LCAS and UCAS because WE goes Low before LCAS/UCAS. In the delayed write or read-modify-write cycle, WE goes Low after LCAS/UCAS; thus, input data is strobed by WE and all setup/hold times are referenced to the falling edge of WE. Since this device is an I/O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by \overline{OE} .

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- tRAC : from the falling edge of RAS when tRCD (max) is satisfied.
- tcac : from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when trcd is greater than trcd (max).
- taa : from column address input when trad is greater than trad (max).
- to EA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512×16-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 3

Parameter Notes S		Symbol	Conditions	Va	lue	Unit
Paramete	in notes	Symbol	Conditions	Min.	Max.	Unit
Output high voltage		Vон	Іон = −5 mA	2.4	—	V
Output low voltage	1	Vol	IoL = 4.2 mA		0.4	V
Input leakage currer	it (any input)	lı(L)	$0 V \le V_{IN} \le 5.5 V;$ $4.5 V \le V_{CC} \le 5.5 V;$ $V_{SS} = 0 V; All other pins not under test = 0 V$		10	μΑ
Output leakage current		DQ(L)	$0 V \le V_{OUT} \le 5.5 V;$ Data out disabled	-10 10		
Operating current	Average power		RAS & LCAS, UCAS cycling;		95	
supply current) 2	MB814260-70	Icc1	t _{RC} = min	_	84	mA
Standby current	TTL level		$\overline{RAS} = \overline{LCAS}, \overline{UCAS} = V_{IH}$		2.0	
(Power supply current)			$\overline{\text{RAS}} = \overline{\text{LCAS}}, \overline{\text{UCAS}} \ge \text{Vcc} - 0.2 \text{ V}$	_	1.0	mA
Refresh current #1	MB814260-60		$\overline{\text{LCAS}}, \overline{\text{UCAS}} = V_{\text{IH}}, \overline{\text{RAS}}$ cycling;		95	
(Average power supply current) 2	MB814260-70	$I_{\rm RC} = \min$		—	84	mA
Fast Page Mode	MB814260-60	Icc4	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS}$ cycling;		95	~^^
current 2	2 MB814260-70		t _{PC} = min	_	84	mA
Refresh current #2	MB814260-60		RAS cycling;		95	
(Average power supply current) 2	MB814260-70	ICC5	CAS-before-RAS; t _{RC} = min	_	84	mA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ne	Perameter	Notes	Symbol	MB814	4260-60	MB814	Unit	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref		8.2	_	8.2	ms
2	Random Read/Write Cycle Time		trc	110	—	125		ns
3	Read-Modify-Write Cycle Time		trwc	150		170		ns
4	Access Time from RAS	6, 9	t rac	_	60	_	70	ns
5	Access Time from CAS	7, 9	tcac	_	20	_	20	ns
6	Column Address Access Time	8, 9	taa		30	_	35	ns
7	Output Hold Time		tон	0	_	0	_	ns
8	Output Buffer Turn On Delay Time		ton	0	—	0	_	ns
9	Output Buffer Turn Off Delay Time	10	toff	_	15	_	15	ns
10	Transition Time		t⊤	2	50	2	50	ns
11	RAS Precharge Time		t RP	40	—	45	—	ns
12	RAS Pulse Width		t ras	60	100000	70	100000	ns
13	RAS Hold Time		t rsн	20	—	20	_	ns
14	CAS to RAS Precharge Time		t CRP	0	—	0	—	ns
15	RAS to CAS Delay Time	11, 12	trcd	20	40	20	50	ns
16	CAS Pulse Width		tcas	20	10000	20	10000	ns
17	CAS Hold Time		t csн	60	—	70	—	ns
18	CAS Precharge Time (Normal)	19	t CPN	10	—	10		ns
19	Row Address Setup Time		t asr	0	_	0	_	ns
20	Row Address Hold Time		t rah	10	—	10		ns
21	Column Address Setup Time		tasc	0	—	0	—	ns
22	Column Address Hold Time		t сан	12		12		ns
23	RAS to Column Address Delay Time	13	t rad	15	30	15	35	ns
24	Column Address to RAS Lead Tim	e	t RAL	30	—	35	—	ns
25	Column Address to CAS Lead Tim	e	t CAL	30	—	35	—	ns
26	Read Command Setup Time		trcs	0	—	0		ns
27	Read Comman <u>d Ho</u> ld Time Referenced to RAS	14	t rrh	0	_	0	_	ns
28	Read Comman <u>d Ho</u> ld Time Referenced to CAS	14	tксн	0	_	0	_	ns
29	Write Command Setup Time	15	twcs	0	_	0		ns
30	Write Command Hold Time		twcн	10	—	10	—	ns
31	WE Pulse Width		twp	10	—	10		ns
32	Write Command to RAS Lead Tim	е	trwL	15		20	_	ns

(Continued)

■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Na	Devenue (en la	Ourseland	MB81	4260-60	MB814	4260-70	11
No.	Parameter Notes	Symbol -	Min.	Max.	Min.	Max.	Unit
33	Write Command to CAS Lead Time	tcwL	15	—	18	_	ns
34	DIN Setup Time	tos	0	_	0		ns
35	DIN Hold Time	tон	10		10		ns
36	RAS to WE Delay Time	t rwd	85	_	95	_	ns
37	CAS to WE Delay Time	tcwp	40		40		ns
38	Column Address to WE Delay Time	t awd	55		60		ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	10		10	_	ns
40	CAS Set Up Time for CAS-before-RAS Refresh	t CSR	0	_	0	_	ns
41	CAS Hold Time for CAS-before-RAS Refresh	t CHR	10		10	_	ns
42	Access Time from OE 9	t OEA	—	20	—	20	ns
43	Outp <u>ut B</u> uffer Turn Off Delay from OE	toez	_	15	_	15	ns
44	OE to RAS Lead Time for Valid Data	t oel	10	_	10		ns
45	OE Hold Time Referenced to 16	tоен	0		0	_	ns
46	OE to Data in Delay Time	t oed	15	_	15		ns
47	DIN to CAS Delay Time 17	tozc	0	—	0		ns
48	DIN to OE Delay Time	t dzo	0		0		ns
50	Column Address Hold Time from RAS	tar	32		32		ns
51	Write Command Hold Time from RAS	twcr	30	_	30		ns
52	DIN Hold Time Referenced to RAS	t dhr	30	—	30	_	ns
53	CAS to Data in Delay Time	tcdd	15	_	15		ns
60	Fast Page Mode RAS Pulse Width	t rasp	60	200000	70	200000	ns
61	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45		ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	80		90	_	ns
63	Access Time from CAS Precharge 9, 18	tсра	_	35	_	40	ns
64	Fast Page Mode CAS Pulse width	t CP	10	_	10		ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
66	Fast Page Mode \overline{CAS} Precharge to \overline{WE} Delay Time	tcpwd	55	_	60	_	ns


Notes: 1. Referenced to Vss. To all Vcc (Vss) pins, the same supply voltage should be applied.

Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$, $V_{IL} > -0.3V$. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.

Icc4 is specified at one time of address change during one Page cycle.

- 3. An Initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- Assumes that t_{RCD} ≤ t_{RCD} (max.), t_{RAD} ≤ t_{RAD} (max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If trcd \geq trcd (max.), trad \geq trad (max.), and tasc \geq taa tcac tt, access time is tcac.
- 8. If $t_{RAD} \ge t_{RAD}$ (max.) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is t_{AA} .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toFF and toEz is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- 12. trcd (min.) = trah (min.) + 2tr + tasc (min.).
- 13. Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a reference point only; if tRAD is greater than the specified tRAD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min.).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.





■ FUNCTIONAL TRUTH TABLE


	Clock Input					Address		Input/Output Data					
Operation Mode	RAS	LCA	UCA	WE	OE	Row	Col-	DQ1 t	o DQ8	DQ9 to DQ16		Refres h	Note
	RAJ	S	S	VVE	UE	umn l		Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	—	—	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	tʀcs ≥ tʀcs (min.)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid Valid	High-Z	 Valid Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid Valid	Valid High-Z Valid	 Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
<u>CAS</u> -before- RAS Refresh Cycle	L	L	L	х	х	_	_	_	High-Z	_	High-Z	Yes	tcsռ ≥ tcsռ (min.)
Hidden Refresh Cycle	H→L	L H L	H L L	Н	L	_	_	_	Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept.


X; "H" or "L"


*; It is impossible in Fast Page Mode.
































DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. After a CAS-before-RAS refresh cycle, if LCAS or UCAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₈ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₈ are defined by latching levels on A₀-A₈ at the second falling edge of LCAS or UCAS.

The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Normalize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
 6) Reverse test data and repeat procedures 3) 4) and 5)


|--|

No.	Parameter		Parameter Symbol MB81		4260-60	MB81	Unit
	i urumeter	Cymbol	Min.	Max.	Min.	Max.	onic
90	Access Time from CAS	t FCAC	—	55	—	60	ns
91	Column Address Hold Time	t FCAH	30	—	30	—	ns
92	CAS to WE Delay Time	trowd	80	_	80	_	ns
93	CAS Pulse width	t FCAS	55	_	55	_	ns
94	RAS Hold Time	t FRSH	55	_	55	_	ns
95	CAS Hold Time	t FCSH	85	—	85	—	ns
		Ν	lote: Assumes	that CAS-befor	e-RAS refresh	counter test cy	cle only.

(At recommended operating conditions unless otherwise noted.)


PACKAGE DIMENSIONS

(Suffix: -PJ)




■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTR)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3332

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609

F9607 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.