SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MCM2167H

5-a

ORIG

mat


003283

7-3283

MOS

(N-CHANNEL, SILICON-GATE)

16,384-BIT STATIC RANDOM ACCESS MEMORY



PIN ASSIGNMENT 20 D VCC A102 19 🗖 A13 A2**1**3 18 A12 17 D A11 A3**[**]4 16 🗖 A10 A4 🗖 5 15 **1** A9 14 A8 13 🗖 A7 O**L**18 12 **D** D ₩**f**9 VSS 410 11**0**E PIN NAMES A0-A13 Address Input Write Enable Chip Enable . Data Input . . Data Output V_{CC}Power (+5 V)

©MOTOROLA INC., 1984

ADI-980-R1

Advance Information

FAST 16K BIT STATIC RAM

The MCM2167H is a 16,384-bit Static Random Access Memory organized as 16,384 words by 1 bit, fabricated using Motorola's Highperformance silicon-gate MOS (HMOS) technology. It uses an innovative design approach which combines the ease-of-use features of fully static operation (no external clocks or timing strobes required) with the reduced standby power dissipation associated with clocked memories. To the user this means low standby power dissipation without the need for address setup and hold times, nor reduced data rates due to cycle times that are no longer than access times. Perfect for cache and sub-100 ns buffer memory systems, this high speed static RAM is intended for applications demanding superior performance and reliability.


Chip Enable (Ē) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after Chip Enable (Ē) goes high, the part automatically reduces its power requirements and remains in this low-power standby mode as long as the Chip Enable (Ē) remains high. This feature provides significant system-level power savings.

The MCM2167H is in a 20 pin dual-in-line package with the industry standard pinout. It is TTL compatible in all respects. The data out has the same polarity as the input data. A data input and a separate three-state output provide flexibility and allow easy OR-ties.

- Single +5 V Operation (±10%)
- Fully Static Memory No Clock or Timing Strobe Required
- Fast Access Time: MCM2167H-35 − 35 ns Max.

MCM2167H-45 - 45 ns Max. MCM2167H-55 - 55 ns Max.

- Power Dissipation: 120 mA Maximum (Active)
 - 20 mA Maximum (Standby)
- Three-State Output



This document contains information on a new product. Specifications and information herein are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Value | Unit |
|--|----------------|------|
| Temperature Under Bias | - 10 to +80 | °С |
| Voltage on Any Pin With Respect to VSS | -0.5 to +7.0 | V |
| DC Output Current | 20 | mΑ |
| Power Dissipation | 1.0 | Watt |
| Operating Temperature Range | 0 to +70 | °C |
| Storage Temperature Range | - 65 to + 150 | °C |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED OPERATING CONDITIONS

| | Parameter | Symbol | Min | Тур | Max | Unit |
|-------------------|-----------|--------|-------|-----|-----|------|
| Supply Valtage | | Vcc | 4.5 | 5.0 | 5.5 | ٧ |
| Supply Voltage | | Vss | 0 | 0 | 0 | ٧ |
| Innut Valtage * * | | ViH | 2.0 | 3.0 | 6.0 | ٧ |
| Input Voltage** | | VIL | -0.5* | 0 | 0.8 | V |

^{*}The device will withstand undershoots to the -2.5 volt level with a maximum pulse width of 50 ns. This is periodically sampled rather than 100% tested.

DC CHARACTERISTICS

| Parameter | Symbol | Min | Max | Unit |
|---|-----------------|------|-----|------|
| Input Leakage Current ($V_{CC} = 5.5 \text{ V}$, $V_{in} = \text{GND to } V_{CC}$) | ILI | - 10 | 10 | μΑ |
| Output Leakage Current ($\overline{E} = V_{IH}$, $V_{I/O} = GND$ to V_{CC} , $V_{CC} = 5.5 \text{ V}$) | ILO | - 50 | 50 | μΑ |
| Operating Power Supply Current ($\vec{E} = V_{IL}$, $I_{I/O} = 0$ mA) | lCC1 | | 120 | mA |
| Standby Power Supply Current ($\overline{E} = V_{IH}$) | ISB | _ | 20 | mA |
| Output Low Voltage (IOL = 8.0 mA) See Figure 1 | V _{OL} | - | 0.4 | V |
| Output High Voltage (I _{OH} = -4.0 mA) See Figure 1 | Voн | 2.4 | - | V |

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, } \textbf{T}_{A} = 25\,^{\circ}\text{C, periodically sampled rather than 100\% tested)}$

| Characteristic | Symbol | Тур | Max | Unit |
|--|------------------|-----|-----|------|
| Input Capacitance except, E, DQ | C _{in} | 3 | 5 | pF |
| Input/Output Capacitance and E Input Capacitance | C _{I/O} | 3 | 7 | pF |

MODE SELECTION

| Mode | Ē | W | V _{CC} Current | Q |
|-----------------|---|---|-------------------------|----------|
| Standby | Н | Х | I _{SB} | High Z |
| Read | L | Н | ^I cc | Data Out |
| Write Cycle (1) | L | L | ¹ cc | High Z |
| Write Cycle (2) | L | L | ^l cc | High Z |



MOTOROLA Semiconductor Products Inc. —

^{* *50} ns maximum address rise and fall times, while the chip is selected.


AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

 Input Pulse Levels
 0 and 3.0 Volts

 Input Rise and Fall Times
 5 ns
 Input and Output Timing Reference Levels 0.8 and 2.0 Volts Output Load See Figure 2

| | Syr | nbol | MCM2167H-35 | | MCM2167H-45 | | MCM2167H-55 | | |
|--|-------------------|-----------------|-------------|-----|-------------|-----|-------------|-----|------|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Min | Max | Unit |
| Address Valid to Output Valid (Address Access Time) | ^t AVQV | †AA | _ | 35 | - | 45 | _ | 55 | ns |
| Address Valid to Address Valid (Read Cycle Time) | †AVAV | ^t RC | 35 | _ | 45 | | 55 | _ | ns |
| Address Invalid to Output Invalid (Output Hold Time) | [†] AXQX | tOH . | 3 | = | 3 | _ | 3 | _ | ns |






MOTOROLA Semiconductor Products Inc. —

READ CYCLE #2 (Chip Enable Controlled) Notes 1 and 2

| | Syn | nbol | MCM2 | MCM2167H-35 | | 167H-45 | MCM2167H-55 | | |
|---|---------------------|-----------------|------|-------------|-----|---------|-------------|-----|------|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Min | Max | Unit |
| Chip Enable Low to Output Valid (Chip Enable Access Time) | t _{ELQV} | tACS | _ | 35 | | 45 | _ | 55 | ns |
| Chip Enable Low to Chip Enable High (Read Cycle Time) | teleh | [†] RC | 35 | _ | 45 | _ | 55 | | ns |
| Address Valid to Chip Enable Low (Address Setup to Enable Active) | ^t AVEL | ^t AS | 0 | | 0 | _ | 0 | | ns |
| Chip Enable Low to Output Invalid (Chip Enable to Output Active) | t _{ELQX} | [†] LZ | 5 | _ | 5 | _ | 5 | | ns |
| Chip Enable High to Output High Z (Chip Disable to Output Disable) | ^t EHQZ | tHZ | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Chip Enable Low to Power Up | ^t ELICCH | tpU | 0 | _ | 0 | | 0 | | ns |
| Chip Enable High to Power Down | †EHICCL | t _{PD} | _ | 35 | _ | 45 | _ | 55 | ns |

NOTES:

- 1. Write Enable ($\overline{\mathbf{W}}$) is high for read cycle.
- 2. Address valid prior to or coincident with Chip Enable (E) transition low.






MOTOROLA Semiconductor Products Inc. -

WRITE CYCLE #1 (Write Controlled) Note 3

| | Syr | nbol | MCM2 | 167H-35 | MCM2 | 167H-45 | MCM2167H-55 | | | |
|---|-------------------|-----------------|------|---------|------|---------|-------------|-----|------|--|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Min | Max | Unit | |
| Address Valid to Address Valid (Write Cycle Time) | † _{AVAV} | tWC | 35 | _ | 45 | _ | 55 | _ | ns | |
| Write Low to Write High (Write Pulse Width) | [†] WLWH | tWP | 20 | = | 20 | _ | 25 | _ | ns | |
| Chip Enable Low to Write High (Chip Enable to End of Write) | ^t ELWH | tEW | 35 | _ | 45 | _ | 55 | - | ns | |
| Data Valid to Write High (Data Setup to End of Write) | [†] DVWH | t _{DW} | 15 | _ | 15 | _ | 20 | - | ns | |
| Write High to Data Don't Care (Data Hold After End of Write) | twhdx | tDH | 0 | _ | 0 | | 0 | | ns | |
| Address Valid to Write High (Address Setup to End of Write) | ^t AVWH | [†] AW | 35 | | 45 | | 55 | _ | ns | |
| Address Valid to Write Low (Address Setup to Beginning of Write) | ^t AVWL | ^t AS | 5 | - | 5 | - | 10 | _ | ns | |
| Write High to Address Don't Care (Address Hold After End of Write) | twhax | tWR | 0 | _ | 0 | _ | 0 | _ | ns | |
| Write Low to Output High Z (Write Enable to Output Disable) | ^t WLQZ | tWZ | 0 | 20 | 0 | 20 | 0 | 25 | ns | |
| Write High to Output Don't Care (Output Active After End of Write) | tWHQX | tow | 0 | 25 | 0 | 25 | 0 | 30 | ns | |

NOTES

- 3. Either Chip Enable (\overline{E}) or Write Enable (\overline{W}) must be high during all address transitions.
- 4. t_{WHAX} is measured from the earlier of Chip Enable (\overline{E}) or Write Enable (\overline{W}) going high to the end of write cycle.






MOTOROLA Semiconductor Products Inc. -

WRITE CYCLE #2 (Chip Enable Controlled) Note 5

| | Syr | nbol | MCM2 | 167H-35 | MCM2 | 167H-45 | MCM2167H-55 | | | |
|---|--------------------|-----------------|------|---------|------|---------|-------------|-----|------|--|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Min | Max | Unit | |
| Address Valid to Address Valid (Write Cycle Time) | tAVAV | twc | 35 | - | 45 | _ | 55 | _ | ns | |
| Write Low to Chip Enable High (Write Pulse Width) | [†] WLEH | tWP | 20 | _ | 20 | - | 20 | _ | ns | |
| Chip Enable Low to Chip Enable High (Chip Enable to End of Write) | tELEH | t _{EW} | 35 | _ | 45 | - | 55 | _ | ns | |
| Data Valid to Chip Enable High (Data Setup to End of Write) | [†] DVEH. | tDW | 15 | - | 15 | _ | 20 | _ | ns | |
| Chip Enable High to Data Don't Care (Data Hold After End of Write) | t _{EHDX} | ^t DH | 5 | _ | 5 | _ | 5 | _ | ns | |
| Address Valid to Chip Enable High (Address Setup to End of Write) | [†] AVEH | tAW | 35 | | 45 | _ | 55 | _ | ns | |
| Chip Enable High to Address Don't Care (Address Hold After End of Write) | ^t EHAX | ^t WR | 0 | _ | 0 | _ | 0 | _ | ns | |

NOTES:

- 5. Either Chip Enable (\overline{E}) or Write Enable (\overline{W}) must be high during all address transitions.
- 6. tehax is measured from the earlier of Chip Enable (E) or Write Enable (W) going high to the end of write cycle.



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.



MOTOROLA Semiconductor Products Inc. -

FIGURE 1 - DC OUTPUT LOAD






FIGURE 2 - AC OUTPUT LOAD




PACKAGE DIMENSIONS



L SUFFIX CERAMIC PACKAGE CASE 729-02

| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 24.64 | 25.91 | 0.970 | 1.020 |
| В | 7.06 | 8.13 | 0.278 | 0.320 |
| C | 2.79 | 4.70 | 0.110 | 0.185 |
| D | 0.38 | 0.51 | 0.015 | 0.020 |
| F | 1.14 | 1.40 | 0.045 | 0.055 |
| G | 2.54 | BSC | 0.100 | BSC |
| Н | 0.89 | 1.52 | 0.035 | 0.060 |
| J | 0.20 | 0.30 | 0.008 | 0.012 |
| K | 3.18 | 4.57 | 0.125 | 0.180 |
| L | 7.62 | BSC | 0.300 | BSC |
| M | 00 | 100 | 00 | 100 |
| N | 0.51 | 1.52 | 0.020 | 0.060 |

- NOTE: 1. LEADS WITHIN 0.25 mm (0.010) DIA. OF TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.




P SUFFIX PLASTIC PACKAGE CASE 738-02

NOTES:

- 1. DIM A. IS DATUM.
- 2. POSITIONAL TOL FOR LEADS;

♦ Ø 0.25 (0.010) T A

- 3. T. IS SEATING PLANE.
- 4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
- 5. DIM -L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



| | MILLIN | ETERS | INC | HES |
|-----|--------|-------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 10.54 | 11.04 | 0.415 | 0.435 |
| В | 9.91 | 10.41 | 0.390 | 0.410 |
| 2 | 1.27 | 2.03 | 0.050 | 0.080 |
| 0 | 0.51 | 0.89 | 0.020 | 0.035 |
| E | 2.03 | 2.54 | 0.080 | 0.100 |
| G | 1.27 | BSC | 0.050 | BSC |
| н | 0.89 | 1.52 | 0.035 | 0.060 |
| L | 7.11 | 7.62 | 0.280 | 0.300 |
| N | 1.14 | 1.65 | 0.045 | 0.065 |
| R | 6.35 | 6.85 | 0.250 | 0.270 |

MILLIMETERS

25.65

6.10 3.94

C

DIM MIN MAX MIN MAX

27.18 1.010 1.070

6.60 0.240 0.260 4.57 0.155 0.180

0.56 0.015 0.022 1.27 1.78 0.050 0.070 2.54 BSC 0.100 BSC

 0.20
 0.38
 0.008
 0.015

 2.79
 3.56
 0.110
 0.140

7.62 BSC 0.300 BSC 0° 15° 0° 15° 0.020 0.040



1. DIMENSIONS A AND L ARE DATUMS. 2. TIS GAUGE PLANE. 3. POSITIONAL TOLERANCE FOR

- TERMINALS (D): 20 PLACES ♦ 0.25 (0.010) M T AS LS
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

07163



MOTOROLA Semiconductor Products Inc.