

# Am9060

## 4096-Bit Dynamic R/W Random Access Memory

### DISTINCTIVE CHARACTERISTICS

- High density 4096 x 1 organization
- High output drive – two full TTL loads
- TTL compatible interface (except CE)
- Low power dissipation –
  - 400mW typ., 750mW max. operating
  - 5.0mW typ., 13mW max. refresh only
  - 0.1mW typ., 3.0mW max. standby
- Low  $I_{DD}$  current surges – easier decoupling
- Low  $V_{CC}$  current drain –  $10\mu A$
- Simplified timing requirements –
  - Zero data hold with respect to CE
  - Optional data hold with respect to R/W
  - Optional data set-up with respect to R/W
- Low clock capacitance –  $20pF$  max.
- Unique fully capacitive input circuits – eliminate extraneous current surges
- Direct plug-in replacement for TMS4060
- N-channel silicon gate MOS technology
- 100% MIL-STD-883 reliability assurance testing


### FUNCTIONAL DESCRIPTION

The Am9060 devices are high performance, 4k-bit, dynamic, read/write, random access memories. They are organized as 4096 words by 1-bit per word. The basic memory element is a one-transistor cell that stores charge on a small internal capacitor. The memory mechanism is dynamic and the chip should be periodically refreshed in order to maintain stored data integrity.


All input signals are fully TTL compatible, except the single high-level clock signal called Chip Enable. When CE goes low the memory is internally precharged and then assumes its low power standby mode. All operating cycles are initiated when CE goes high. Read-out is nondestructive so simple read or write operations are normally performed. Successive operations at the same location can be designed to improve performance since readdressing is not required. The most useful double operation combination is specified as a Read/Modify/Write cycle.

The output buffer will drive two standard TTL loads. The buffer is a three-state totem-pole configuration and exhibits a high output impedance when CE is low or when the chip is unselected. Output data polarity is inverted relative to the input data.

### BLOCK DIAGRAM



### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

### ORDERING INFORMATION

Ambient Temperature Specification	Package Type	Access Time		
		300 ns	250 ns	200 ns
$0^{\circ}C \leq T_A \leq +70^{\circ}C$	Molded DIP	AM9060CPC	AM9060DPC	AM9060EPC
	Hermetic DIP	AM9060CDC	AM9060DDC	AM9060EDC

## Am9060

### MAXIMUM RATINGS above which useful life may be impaired

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	0°C to +70°C
All Supply Voltages with Respect to V <sub>BB</sub>	-0.3V to +20V
All Input Signal Voltages with Respect to V <sub>BB</sub>	-0.3V to +20V
Output Voltage with Respect to V <sub>SS</sub> , Operating	-2.0V to +7.0V
Power Dissipation	1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### OPERATING RANGE

Ambient Temperature	V <sub>DD</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>BB</sub>
0°C to +70°C	+12V ± 5%	+5.0V ± 5%	0	-5.0V ± 10%

No signal or supply voltage should ever be more than 0.3V more negative than V<sub>BB</sub>.

### ELECTRICAL CHARACTERISTICS over operating range (note 1)

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0mA	2.4		V <sub>CC</sub>	Volts
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 3.2mA	V <sub>SS</sub>		0.4	Volts
V <sub>IH</sub>	Input HIGH Voltage (Except CE)		2.4		V <sub>CC</sub>	Volts
V <sub>IL</sub>	Input LOW Voltage (Except CE)		-0.6		0.8	Volts
V <sub>IH(CE)</sub>	Chip Enable Input HIGH Voltage		V <sub>DD</sub> - 0.6		V <sub>DD</sub> + 1.0	Volts
V <sub>IL(CE)</sub>	Chip Enable Input LOW Voltage		-1.0		0.8	Volts
I <sub>I</sub>	Input Load Current (Except CE)	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>CC</sub>			10	μA
I <sub>I(CE)</sub>	Input Load Current, CE	-1.0V ≤ V <sub>I(CE)</sub> ≤ 13.2V			2.0	μA
I <sub>OZ</sub>	Output Leakage Current	-0.6V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> CE = V <sub>IL(CE)</sub> or $\overline{CS} = V_{IH}$			10	μA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current (Note 7)	CE = V <sub>IL(CE)</sub> or $\overline{CS} = V_{IH}$			10	μA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	V <sub>IH(CE)</sub> = 12.6V		32	60	mA
		V <sub>IL(CE)</sub> = 0.6V		10	200	μA
I <sub>DD(AV)</sub>	Average V <sub>DD</sub> Supply Current	Read or Write cycle minimum cycle time	Am9060C	29	60	mA
			Am9060D	31	60	
			Am9060E	32	60	
		Read/Modify/Write cycle minimum cycle time	Am9060C	29	60	
			Am9060D	31	60	
			Am9060E	32	60	
I <sub>BB</sub>	V <sub>BB</sub> Supply Current	V <sub>BB</sub> = -5.5V, V <sub>DD</sub> = 12.6V V <sub>CC</sub> = 5.25V, V <sub>SS</sub> = 0V		-5.0	-100	μA

### CAPACITANCE

Parameters	Description	Test Conditions	Typ. (Note 1)	Max.	Units	
C <sub>i(AW)</sub>	Input Capacitance (Address and Write)	V <sub>DD</sub> = 12V, V <sub>SS</sub> = 0V V <sub>BB</sub> = -5.0V, V <sub>CC</sub> = 5.0V All inputs = 0V f = 1MHz	5.0	7.0	pF	
C <sub>i(CD)</sub>	Input Capacitance (Chip Select and Data)		3.0	5.0	pF	
C <sub>i(CE)</sub>	Input Capacitance (Chip Enable)		V <sub>I(CE)</sub> = -1.0, 10.8	15	20	pF
C <sub>O</sub>	Output Capacitance			3.0	5.0	pF

## SWITCHING CHARACTERISTICS over operating range

Parameters	Description	Test Conditions	Am9060C		Am9060D		Am9060E		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
$t_R$	Column Refresh Interval			2.0		2.0		2.0	ms

## Read Cycle

Parameters	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Units
$t_{c(rd)}$	Read Cycle Time	CE transition time $\leq 20$ ns	470		430		400		ns
$t_{w(CEH)}$	Chip Enable HIGH Pulse Width	Chip Enable transition times $\leq 40$ ns	300	4000	260	4000	230	4000	ns
$t_{w(CEL)}$	Chip Enable LOW Pulse Width		130		130		130		ns
$t_{su(ad)}$	Address Set-up Time		0		0		0		ns
$t_{su(CS)}$	Chip Select Set-up Time		0		0		0		ns
$t_{su(rd)}$	Read Set-up Time		0		0		0		ns
$t_h(ad)$	Address Hold Time		125		100		100		ns
$t_h(CS)$	Chip Select Hold Time		125		100		100		ns
$t_h(rd)$	Read Hold Time		0		0		0		ns
$t_{PZL}$	Chip Enable to Output ON Delay	Output load: one standard TTL gate plus 50pF		175		150		125	ns
$t_{POZ}$	Chip Enable to Output OFF Delay			30		30		30	ns
$t_a(CE)$	Chip Enable Access Time (Note 6)	Chip enable rise time $\leq 20$ ns		280		230		180	ns
$t_a(ad)$	Address Access Time (Note 6)			300		250		200	ns

## Write Cycle

Parameters	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Units
$t_{c(wr)}$	Write Cycle Time	CE transition time $\leq 20$ ns	470		430		400		ns
$t_{w(CEH)}$	Chip Enable HIGH Pulse Width	Chip Enable transition times $\leq 40$ ns	300	4000	260	4000	230	4000	ns
$t_{w(CEL)}$	Chip Enable LOW Pulse Width		130		130		130		ns
$t_{w(wr)}$	Write Pulse Width		200		190		180		ns
$t_{su(ad)}$	Address Set-up Time		0		0		0		ns
$t_{su(CS)}$	Chip Select Set-up Time		0		0		0		ns
$t_{su(da)}$	Data In Set-up Time		180		170		160		ns
$t_{su(wr)}$	Write Pulse Set-up Time		240		220		210		ns
$t_h(ad)$	Address Hold Time		125		100		100		ns
$t_h(CS)$	Chip Select Hold Time		125		100		100		ns
$t_h(da)$	Data In Hold Time (Note 2)		0 (30)		0 (20)		0 (10)		ns

## Read/Modify/Write Cycle

Parameters	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Units
$t_{c(RMW)}$	Read/Modify/Write Cycle Time	CE transition time and Read/Write fall time $\leq 20$ ns	710		640		580		ns
$t_{w(CEH)}$	Chip Enable HIGH Pulse Width	Chip Enable transition times $\leq 40$ ns	540	4000	470	4000	410	4000	ns
$t_{w(CEL)}$	Chip Enable LOW Pulse Width		130		130		130		ns
$t_{w(wr)}$	Write Pulse Width		200		190		180		ns
$t_{su(ad)}$	Address Set-up Time		0		0		0		ns
$t_{su(CS)}$	Chip Select Set-up Time		0		0		0		ns
$t_{su(da)}$	Data In Set-up Time		180		170		160		ns
$t_{su(rd)}$	Read Set-up Time		0		0		0		ns
$t_{su(wr)}$	Write Pulse Set-up Time		240		220		210		ns
$t_h(ad)$	Address Hold Time		125		100		100		ns
$t_h(CS)$	Chip Select Hold Time		125		100		100		ns
$t_h(rd)$	Read Hold Time	280		230		180		ns	
$t_h(da)$	Data In Hold Time (Note 2)	0 (30)		0 (20)		0 (10)		ns	
$t_{PZL}$	Chip Enable to Output ON Delay	Output load: one standard TTL gate plus 50pF		175		150		125	ns
$t_{POI}$	Write to Output Invalid Delay			30		30		30	ns
$t_{POZ}$	Chip Enable to Output OFF Delay	Chip Enable rise time $\leq 20$ ns		30		30		30	ns
$t_a(CE)$	Chip Enable Access Time				280		230		180
$t_a(ad)$	Address Access Time (Note 6)			300		250		200	ns

## Notes:

- Typical values are at  $T_A = 25^\circ\text{C}$ , nominal supply voltages and nominal processing parameters.
- Data Hold time ( $t_{h(da)}$ ) may be optionally specified with respect to either the rising edge of Read/Write or the falling edge of Chip Enable. The zero value shown in the Characteristics table is with respect to Chip Enable. Data hold time with respect to Read/Write is shown in parenthesis.
- Input signal (except Chip Enable) timing references are 0.6V and 2.2V.
- Chip Enable timing references are at 10% and 90% of  $V_{IH}(CE)$ .
- Output timing references are 0.4V and 2.4V.
- Slope of access time versus load capacitance is approximately 0.1ns/pF.
- $V_{CC}$  supplies the final output transistor only. Except for leakage,  $V_{CC}$  supply current during CE on is dependent on output loading only.



**APPLICATION INFORMATION**

**INTERFACE SIGNALS**

The 12 Address inputs are used to specify one of  $2^{12}$  locations within the memory ( $2^{12} = 4096$ ). The Chip Select signal acts as a high order address so that several memory chips may be operated together for capacities greater than 4k words. Registers are included on chip for the Chip Select and Address signals in order to simplify system timing requirements. After the Chip Select input has been latched by the rising edge of CE, the select status of the chip cannot be altered by changing the state of Chip Select line. Chip Select only affects the data control circuitry.

The Data In signal timing is specified relative to the rising edge of  $R/\bar{W}$ . The Data In and Read/Write circuitry are static and the input data set-up requirement is independent of the write pulse width. The hold time for input data may be timed relative to either  $R/\bar{W}$  or to CE, for extra flexibility in system design.

The Read/Write line controls the type of operation being performed. It may be thought of as a normally high signal that is pulsed low when writing is desired. The normally high state prevents unintentional modification of data.  $R/\bar{W}$  should also be high during all refresh operations, unless Chip Select is high.

The Chip Enable input is a high level clock signal that controls the basic timing of all internal operations. When CE is low the memory enters the standby mode and dissipates very little power. Active operations begin when CE goes high. In a memory system with an array of storage chips, it is usually the case that only a few devices will be active at any one time, thus keeping the average power dissipation at very low levels.

The Data Out circuitry is three-state and designed to permit wired-OR connection of several chips for greater memory depth than 4k. Unclocked or unselected devices will have high impedance outputs, allowing a selected and clocked device to dominate the output data bus. The output data is inverted relative to the input data; that is, information written in as a logic one will be read out as a logic zero. Valid output is always preceded by a period of low output data.

All input circuitry in the Am9060 memories is purely capacitive and does not cause clock related current surges to flow in the input lines. This feature improves noise immunity margins and helps simplify input driving requirements.

Current surges occur in the  $V_{DD}$  and  $V_{BB}$  supplies in conjunction with both the rising and falling transitions of Chip Enable. Both voltages must be carefully decoupled to  $V_{SS}$  to prevent the current spikes from generating excessive noise.

**REFRESH**


Information is stored as the presence or absence of charge within each internal cell. Leakage currents eventually drain away any charge present in a cell and information is lost. To prevent data loss, a cell can have its charge level restored before too much charge has leaked off. Each cell must be refreshed at least once every 2 ms, worst case.

The 4096 cells in the memory matrix are organized as an array of 64 rows and 64 columns. When any cell within a row is actively cycled, all 64 locations in the row are refreshed. Thus the refresh requirement is met if all 64 rows are accessed every 2 ms. Address lines  $A_0$  through  $A_5$  specify the rows.


The Chip Select input only controls the Data Out and Read/Write circuitry so that a chip need not be selected in order to be refreshed. This allows parallel refreshing of many devices without causing contention on output busses.

**PHYSICAL DIMENSIONS**


**22-Pin Side Brazed**



**22-Pin Molded**



**Metallization and Pad Layout**



1 — Connected to Substrate (-5V) $V_{BB}$   
**DIE SIZE 136" X 161"**